View P80C592FHA00_8290275.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

d a t a sh eet product speci?cation supersedes data of january 1995 file under integrated circuits, ic18 1996 jun 27 integrated circuits p8xc592 8-bit microcontroller with on-chip can
1996 jun 27 2 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 contents 1 features 2 general description 3 ordering information 4 block diagram 5 pinning 6 functional description 7 memory organization 7.1 program memory 7.2 internal data memory 7.3 external data memory 8 i/o port structure 9 pulse width modulated outputs (pwm) 9.1 prescaler frequency control register (pwmp) 9.2 pulse width register 0 (pwm0) 9.3 pulse width register 1 (pwm1) 10 analog-to-digital converter (adc) 10.1 adc control register (adcon) 11 timers/counters 11.1 timer 0 and timer 1 11.2 timer t2 capture and compare logic 11.3 watchdog timer (t3) 12 serial i/o port: sio0 (uart) 13 serial i/o port: sio1 (can) 13.1 on-chip can-controller 13.2 can features 13.3 interface between cpu and can 13.4 hardware blocks of the can-controller 13.5 control segment and message buffer description 13.6 can 2.0a protocol description 14 interrupt system 14.1 interrupt enable and priority registers 14.2 interrupt vectors 14.3 interrupt priority 15 power reduction modes 15.1 power control register (pcon) 15.2 can sleep mode 15.3 idle mode 15.4 power-down mode 16 oscillator circuitry 17 reset circuitry 17.1 power-on reset 18 instruction set 18.1 addressing modes 18.2 instruction set 19 absolute maximum ratings (note 1) 20 dc characteristics 21 ac characteristics 22 can application information 22.1 latency time requirements 22.2 connecting a p8xc592 to a bus line (physical layer) 23 package outlines 24 soldering 24.1 introduction 24.2 reflow soldering 24.3 wave soldering 24.4 repairing soldered joints 25 definitions 26 life support applications
1996 jun 27 3 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 1 features 80c51 central processing unit (cpu) 16 kbytes on-chip rom, externally expandible to 64 kbytes 2 256 bytes on-chip ram, externally expandible to 64 kbytes two standard 16-bit timers/counters one additional 16-bit timer/counter coupled to four capture and three compare registers 10-bit adc with 8 multiplexed analog inputs two 8-bit resolution pulse width modulated outputs 15 interrupt sources with 2 priority levels (2 to 6 external interrupt sources possible) five 8-bit i/o ports, plus one 8-bit input port shared with analog inputs can-controller (can = controller area network) with dma data transfer facility to internal ram 1 mbit/s can-controller with bus failure management facility 1 2 av dd reference voltage full-duplex uart compatible with the standard 80c51 on-chip watchdog timer (wdt) 1.2 to 16 mhz clock frequency. 2 general description the p8xc592 is a single-chip 8-bit high-performance microcontroller with on-chip can-controller, derived from the 80c51 microcontroller family. it uses the powerful 80c51 instruction set. figure 1 shows a block diagram of the p8xc592. the p8xc592 is manufactured in an advanced cmos process, and is designed for use in automotive and general industrial applications. in addition to the 80c51 standard features, the device provides a number of dedicated hardware functions for these applications. two versions of the p8xc592 will be offered: p80c592 (without rom) p83c592 (with rom). hereafter these versions will be referred to as p8xc592. the temperature range includes (max. f clk = 16 mhz): - 40 to +85 c version, for general applications - 40 to +125 c version for automotive applications. the p8xc592 combines the functions of the p8xc552 (microcontroller) and the pca82c200 (philips can-controller) with the following enhanced features: 16 kbytes program memory 2 256 bytes data memory dma between can transmit/receive buffer and internal ram. the main differences between p8xc592 and p8xc552 are: 16 kbytes programmable rom (p8xc552 has 8 kbytes) additional 256 bytes ram a can-controller instead of the i 2 c-serial interface. 3 ordering information type number package temperature range ( c) freq. (mhz) name description version without rom p80c592ffa plcc68 plastic leaded chip carrier; 68 leads sot188-2 - 40 to +85 1.2 to 16 p80c592fha - 40 to +125 with rom p83c592ffa plcc68 plastic leaded chip carrier; 68 leads sot188-2 - 40 to +85 1.2 to 16 p83c592fha - 40 to +125
1996 jun 27 4 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 4 block diagram handbook, full pagewidth handbook, full pagewidth mga146 rd wr psen xtal2 xtal1 a8 to a15 ad0 to ad7 adc0 to adc7 ea ctx1 ctx0 crx0 crx1 stadc av ref av ss av dd rst ew cmsr0 to cmsr5 cmt0, cmt1 rt2 t2 p4 p5 rxd txd p3 p2 p1 p0 t0 t1 int0 int1 v dd v ss cv ss three 16-bit comparators with registers parallel i/o ports & ext. bus serial uart port 8-bit i/o ports four 16-bit capture latches t2 16-bit timer/ event counter 16 16 comparator output selection t3 watchdog timer t0, t1 two 16 - bit timer/ event counters 80c51 core excluding rom/ram cpu program memory auxiliary memory data memory dual pwm can adc dma - bus internal bus p8xc592 ref 16k x 8 rom pwm0 pwm1 1/2av dd 256 x 8 ram 256 x 8 ram ct0i/int2 to ct3i/int5 (4) (4) (4) (2) (2) (2) (5) (6) (7) (4) (4) (4) (4) (2) (2) (4) (1) (3) fig.1 block diagram. (1) alternative function of port 0. (2) alternative function of port 1. (3) alternative function of port 2. (4) alternative function of port 3. (5) alternative function of port 4. (6) alternative function of port 5. (7) not present in p80c592.
1996 jun 27 5 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 5 pinning fig.2 pin functions. handbook, full pagewidth mga147 - 2 p8xc592 0 1 2 3 4 5 6 7 port 0 cv ss ss v dd v 0 1 2 3 4 5 6 7 port 1 0 1 2 3 4 5 6 7 port 3 ad0 ad1 ad2 ad3 ad4 ad5 ad6 ad7 low order address and data bus alternative function 0 1 2 3 4 5 6 7 port 2 a8 a9 a10 a11 a12 a13 a14 a15 high order address bus ct0i/int2 ct1i/int3 ct2i/int4 ct3i/int5 t2 rt2 ctx0 ctx1 0 1 2 3 4 5 6 7 port 5 0 1 2 3 4 5 6 7 port 4 rst ew alternative function adc0 cmsr0 adc1 adc2 adc3 adc4 adc5 adc6 adc7 cmsr1 cmsr2 cmsr3 cmsr4 cmsr5 cmt0 cmt1 av ss av ref+ av ref stadc dd av psen crx0 crx1 pwm0 pwm1 xtal1 xtal2 rxd/data txd/clock t0 t1 rd wr int1 int0 ale ea ref
1996 jun 27 6 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 fig.3 pin configuration plcc68/sot188-2 version (p8xc592ffa; fha;). h andbook, full pagewidth p4.3/cmsr3 p4.4/cmsr4 p4.5/cmsr5 p4.6/cmt0 p4.7/cmt1 rst p1.0/ct0i/int2 p1.1/ct1i/int3 p1.2/ct2i/int4 p1.3/ct3i/int5 p1.4/t2 p1.5/rt2 cv ss p1.6/ctx0 p1.7/ctx1 p3.0/rxd p3.1/txd 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 p4.2/cmsr2 p4.1/cmsr1 p4.0/cmsr0 ew pwm1 pwm0 stadc v dd p5.0/adc0 p5.1/adc1 p5.2/adc2 p5.3/adc3 p5.4/adc4 p5.5/adc5 p5.6/adc6 p5.7/adc7 av dd p8xc592 mga148 - 1 av ss crx0 crx1 ref p0.0/ad00 p0.1/ad01 p0.2/ad02 p0.3/ad03 p0.4/ad04 p0.5/ad05 p0.6/ad06 p0.7/ad07 ale psen av ref av ref ea p3.7/rd xtal1 p2.3/a11 p3.2/int0 p3.3/int1 p3.4/t0 p3.5/t1 p3.6/wr xtal2 p2.0/a08 p2.1/a09 p2.2/a10 p2.4/a12 p2.5/a13 p2.6/a14 p2.7/a15 v ss
1996 jun 27 7 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 table 1 pin description for single function pins (sot188-2; see note 1) notes 1. to avoid a latch up effect at power-on: v ss - 0.5 v < voltage on any pin at any time < v dd + 0.5 v. 2. triggered by a rising edge. adc operation can also be started by software. 3. rst also provides a reset pulse as output when timer t3 over?ows or after a can wake-up from power-down. 4. ale is activated every six oscillator periods. during an external data memory access one ale pulse is skipped. 5. see section 7.1, table 3 for ea operation. for p83cxxx microcontrollers specified with the option rom-code protection, the ea pin is latched during reset and is don't care after reset, regardless of whether the rom-code protection is selected or not. symbol pin description v dd 2 power supply, digital part (+5 v). for normal operation and power reduced modes. stadc 3 start adc operation. input starting analog-to-digital conversion (note 2). this pin must not ?oat. pwm0 4 pulse width modulation output 0. pmw1 5 pulse width modulation output 1. ew 6 enable watchdog timer (wdt): enable for t3 watchdog timer and disable power-down mode. this pin must not ?oat. rst 15 reset: input to reset the p8xc592 (note 3). cv ss 22 can ground potential for the can transmitter outputs. xtal2 33 crystal pin 2: output of the inverting ampli?er that forms the oscillator. when an external clock oscillator is used this pin is left open-circuit. xtal1 34 crystal pin 1: input to the inverting ampli?er that forms the oscillator, and input to the internal clock generator. receives the external clock oscillator signal, when an external oscillator is used. v ss 35 ground , digital part. psen 44 program store enable: read strobe to external program memory (active low). drive: 8 lsttl inputs. ale 45 address latch enable: latches the low-byte of the address during accesses to external memory (note 4). drive: 8 lsttl inputs; handles cmos inputs without an external pull-up. ea 46 external access input. see note 5. ref 55 1 2 av dd reference voltage output respectively input (note 6). crx1 56 inputs from the can-bus line to the differential input comparator of the on-chip can-controller (note 7). crx0 57 av ref - 58 low-end of adc (analog-to-digital) conversion reference resistor. av ref+ 59 high-end of adc (analog-to-digital) conversion reference resistor (note 8). av ss 60 ground , analog part. for adc, can receiver and reference voltage. av dd 61 power supply , analog part (+5 v). for adc, can receiver and reference voltage.
1996 jun 27 8 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 6. pin 55, ref: a) selection of input resp. output dependent of can control register bit 5 (cr.5; see section 13.5.3 table 32). b) if the internal reference is used, then ref should be connected to av ss via a capacitor with a value of 3 10 nf. c) after an external reset (rst = high) the internal 1 2 av dd source is activated and, ref is a reference output. d) if the can-controller is in the reset state, e.g. after an external reset, then the 1 2 av dd source is switched off during power-down mode. 7. can-bus line: a) crx0 level > crx1 level is interpreted as a logic 1 (recessive). b) crx0 level < crx1 level is interpreted as a logic 0 (dominant). 8. the level of av ref+ must be higher than that of av ref - . table 2 pin description for pins with alternative functions (sot188-2 and no330; see note 1) symbol pin description default alternative port 4 p4.0 to p4.7 7 to 14 8-bit quasi-bidirectional i/o port. cmsr0 7 compare and set/reset outputs for timer t2. cmsr1 8 cmsr2 9 cmsr3 10 cmsr4 11 cmsr5 12 cmt0 13 compare and toggle outputs for timer t2. cmt1 14 port 1 p1.0 to p1.7 16 to 21, 23, 24 8-bit quasi-bidirectional i/o port. ct0i/int2 16 capture timer inputs for timer t2, or external interrupt inputs . ct1i/int3 17 ct2i/int4 18 ct3i/int5 19 t2 20 t2 event input (rising edge triggered). rt2 21 t2 timer reset input (rising edge triggered). ctx0 23 can transmitter output 0 (note 2). ctx1 24 can transmitter output 1 (note 2).
1996 jun 27 9 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 notes 1. to avoid a latch up effect at power-on: v ss - 0.5 v < voltage on any pin at any time < v dd + 0.5 v. 2. if the can-controller is in the reset state (e.g. after a power-up reset; can control register bit cr.0; see section 13.5.3 table 32), the can transmitter outputs are floating and the pins p1.6 and p1.7 can be used as open-drain port pins. after a power-up reset the port data is high, leaving the pins p1.6 and p1.7 floating. port 3 p3.0 to p3.7 25 to 32 8-bit quasi-bidirectional i/o port . rxd 25 serial input port . txd 26 serial output port . int0 27 external interrupt inputs. int1 28 t0 29 timer 0 external input . t1 30 timer 1 external input . wr 31 external data memory write strobe . rd 32 external data memory read strobe . port 2 (sink/source: 1 ttl = 4 lsttl inputs) p2.0 to p2.7 36 to 43 8-bit quasi-bidirectional i/o port . a08 to a15 high-order address byte for external memory . port 0 (sink/source: 8 lsttl inputs) p0.7 to p0.0 47 to 54 8-bit open drain bidirectional i/o port . ad7 to ad0 multiplexed low-order address and data bus for external memory . port 5 p5.7 to p5.0 62 to 68, 1 8-bit input port . adc7 to adc0 8 input channels to adc . symbol pin description default alternative
1996 jun 27 10 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 6 functional description the p8xc592 functions will be described as shown in the following overview: memory organization i/o port structure pulse width modulated outputs analog-to-digital converter timers/counters serial i/o ports interrupt system power reduction modes oscillator circuitry reset circuitry instruction set. 7 memory organization the central processing unit (cpu) manipulates operands in three memory spaces (see fig.4) as follows: 16 kbytes internal resp. 64 kbytes external program memory 512 bytes internal data memory main- and auxiliary ram up to 64 kbytes external data memory (with 256 bytes residing in the internal auxiliary ram). handbook, full pagewidth mga149 indirect only direct and indirect auxiliary ram sfrs 255 127 0 external (ea = 0) internal (ea = 1) main ram internal data memory external data memory program memory external 64k 64k 16384 16383 0 overlapped space 256 fig.4 memory map.
1996 jun 27 11 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 7.1 program memory the program memory of the p8xc592 consists of 16 kbytes rom on-chip, externally expandible up to 64 kbytes. table 3 instruction fetch controlled by ea notes 1. this implementation prevents reading of the internal program code by switching from external program memory during a movc instruction. 2. by setting a security bit the internal program memory content is protected, which means it cannot be read out. if the security bit has been set to low there are no restrictions for the movc instruction. 7.2 internal data memory the internal data memory is physically built-up and accessible as shown in table 4 (see fig.5). table 4 internal data memory size and address mode notes 1. main ram can be addressed directly and indirectly as in the 80c51. 2. auxiliary ram (0 to 255): a) is indirectly addressable in the same way as the external data memory with movx instructions. b) access will not affect the ports p0, p2, p3.6 and p3.7 during internal program execution. 3. sfrs = special function registers. pin ea (note 1) instructions fetched from: address location during reset latched to: after reset h - internal program memory (note 2) 0000h ? 3fffh h - external program memory 4000h ? ffffh l - 0000h ? ffffh - dont care -- internal data memory size location address mode pointers direct indirect main ram (note 1) 256 bytes 0 to 127 x x address pointers are r0 and r1 of the selected register bank 128 to 255 - x auxiliary ram (note 2) 256 bytes 0 to 255 - x address pointers are r0 and r1 of the selected register bank and the dptr sfrs (note 3) 128 bytes 128 to 255 x --
1996 jun 27 12 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 7.2.1 main ram four 8-bit register banks occupy the lower ram area, bank 0: location 0 to 7 bank 1: location 8 to 15 bank 2: location 16 to 23 bank 4: location 24 to 31. only one of these banks may be enabled at the same time. the next 16 bytes, locations 32 through 45, contains 128 directly addressable bit locations. the stack can be located anywhere in the internal main ram address space. the stack depth is only limited by the internal ram space available. all registers except the program counter and the four 8-bit register banks reside in the sfr address space. mga152 7f 7e 7d 7c 7b 7a 79 78 77 76 75 74 73 72 71 70 6f 6e 6d 6c 6b 6a 69 68 67 66 65 64 63 62 61 60 5f 5e 5d 5c 5b 5a 59 58 57 56 55 54 53 52 51 50 4f 4e 4d 4c 4b 4a 49 48 47 46 45 44 43 42 41 40 3f 3e 3d 3c 3b 3a 39 38 37 36 35 34 33 32 31 30 2f 2e 2d 2c 2b 2a 29 28 27 26 25 24 23 22 21 20 1f 1e 1d 1c 1b 1a 19 18 17 16 15 14 13 12 11 10 0f 0e 0d 0c 0b 0a 09 08 07 06 05 04 03 02 01 00 18h 17h 10h 0fh 08h 07h 00h 24 23 31 16 15 8 7 0 bank 0 bank 1 bank 2 bank 3 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 (msb) (lsb) 127 7fh 2fh 2eh 2dh 2ch 2bh 2ah 29h 28h 27h 26h 25h 24h 23h 22h 21h 20h 1fh fig.5 internal main ram bit addresses. 7.3 external data memory an access to external data memory locations higher than 255 will be performed with the movx @dptr instructions in the same way as in the 80c51 structure, i.e. with p0 and p2 as data/address bus and p3.6 and p3.7 as write and read strobe signals. note that these external data memory locations cannot be accessed with r0 or r1 as address pointer.
1996 jun 27 13 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 fig.6 special function register memory map (a). handbook, full pagewidth mga150 fe ff fd fc fb fa f9 f8 f6 f7 f5 f4 f3 f2 f1 f0 ee ef ed ec eb ea e9 e8 e6 e7 e5 e4 e3 e2 e1 e0 de df dd dc db da d9 d8 d6 d7 d5 d4 d3 d2 d1 d0 ce cf cd cc cb ca c9 c8 c6 c7 c5 c4 c3 c2 c1 c0 bit address register mnemonic ffh direct byte address (hex) feh fdh fch f8h f0h efh eeh edh ech ebh eah e8h e0h dbh dah d9h d8h d0h cfh ceh cdh cch cbh cah c9h c8h c6h c5h c4h c0h sfrs containing directly addressable bits t3 pwmp pwm1 pwm0 ip1 b rte ste # tmh2 # tml2 ctcon tm2con ien1 acc canadr candat cancon cansta psw # cth3 # cth2 # cth1 # cth0 cmh2 cmh1 cmh0 tm2ir # adch adcon # p5 p4 # denotes read-only registers
1996 jun 27 14 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 fig.7 special function register memory map (b). handbook, full pagewidth mga151 be bf bd bc bb ba b9 b8 b6 b7 b5 b4 b3 b2 b1 b0 ae af ad ac ab aa a9 a8 a6 a7 a5 a4 a3 a2 a1 a0 9e 9f 9d 9c 9b 9a 99 98 96 97 95 94 93 92 91 90 8e 8f 8d 8c 8b 8a 89 88 86 87 85 84 83 82 81 80 bit address register mnemonic direct byte address (hex) b8h b0h afh aeh adh ach abh aah a8h a0h 99h 98h 90h 8dh 8ch 8bh 8ah 89h 88h 87h 83h 82h 81h 80h sfrs containing directly addressable bits ip0 p3 # ctl3 p2 s0buf s0con p1 th1 th0 tl1 tl0 tmod pcon dph dpl sp p0 # denotes read-only registers # ctl2 # ctl1 # ctl0 cml2 cml1 cml0 ien0 tcon a9h
1996 jun 27 15 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 8 i/o port structure the p8xc592 has six 8-bit parallel ports: port 0 to port 5. in addition to the standard 8-bit parallel ports, the i/o facilities also include a number of special i/o lines. the use of a port 1, port 3 or port 4 pins as an alternative function is carried out automatically provided the associated sfr bit is set high. table 5 default port functions table 6 alternative port functions port type function remarks port 0 i/o the same as in the 80c51 except for the additional functions of p1.6 and p1.7. port 1 i/o port 2 i/o port 3 i/o port 4 i/o parallel l/o port parallel i/o function is identical to port1, 2 and 3. port 5 i parallel input port with an input function only may be used as normal inputs if the adc function is inoperative. port type function remarks port 0 i/o multiplexed low-order address and data bus for external memory (ad7 to ad0) provides the multiplexed low-order address and data bus used for expanding the p8xc592 with standard memories and peripherals. port 1 i/o capture timer inputs for timer t2 (ct0i to ct3i), or external interrupt request inputs (int2 to int5) external interrupt request inputs, if capture information is not utilized. t2 event input (t2) external counter input. t2 timer reset input (rt2) external counter reset input. can transmitter output 0 (ctx0) ctx0 and ctx1 outputs of the can interface (note 1). can transmitter output 1 (ctx1) port 2 i/o high-order address byte for external memory (a08 to a15) port 2 provides the high-order address bus when the p8xc592 is expanded with external program memory and/or external data memory. port 3 i/o serial input port (rxd) receiver input of serial port sio0 (uart). serial output port (txd) transmitter output of serial port sio0 (uart). external interrupt ( int0) external interrupt request inputs. external interrupt ( int1) timer 0 external input (t0) counter inputs. timer 1 external input (t1) external data memory write strobe ( wr) control signal to write to external data memory. external data memory read strobe ( rd) control signal to read from external data memory. port 4 i/o compare and set/reset outputs (cmsr0 to cmsr5) can be con?gured to provide signals indicating a match between timer counter t2 and its compare registers. compare and toggle outputs (cmt0, cmt1) port 5 i input channels to adc (adc7 to adc0) port 5 may be used in conjunction with the adc interface (note 2).
1996 jun 27 16 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 notes to the alternative port functions 1. port lines p1.6 and p1.7 may be selected as ctx0 and ctx1 outputs of the serial port sio1 (can). after reset p1.6 and p1.7 may be used as normal i/o ports, if the can interface is not used. 2. unused analog inputs can be used as digital inputs. as port 5 lines may be used as inputs to the adc, these digital inputs have an inherent hysteresis to prevent the input logic from drawing too much current from the power lines when driven by analog signals. channel-to-channel crosstalk should be taken into consideration when both digital and analog signals are simultaneously input to port 5 (see chapter 20). fig.8 i/o buffers in the p8xc592 (p1.0 to p1.5, ports 2, 3, and 4). handbook, full pagewidth mga153 p1 p2 p3 input data read port pin 2 oscillator periods n strong pull-up i/o pin port 1, 2, 3 or 4 +5 v i1 q from port latch input buffer 9 pulse width modulated outputs (pwm) two pulse width modulated (pwm) output channels are available with the p8xc592. these channels provide output pulses of programmable length and interval. the repetition frequency is defined by an 8-bit prescaler pwmp which generates the clock for the counter. both the prescaler and counter are common to both pwm channels. the 8-bit counter counts modulo 255 i.e. from 0 to 254 inclusive. the value of the 8-bit counter is compared to the contents of two registers: pwm0 and pwm1. provided the contents of either of these registers is greater than the counter value, the output of pwm0 or pwm1 is set low. if the contents of these register are equal to, or less than the counter value, the output will be high. the pulse-width-ratio is therefore defined by the contents of the register pwm0 and pwm1. the pulse-width-ratio is in the range of 0 to 255 255 and may be programmed in increments of 1 255 . the repetition frequency f pwm , at the pwmn outputs is given by: when using an oscillator frequency of 16 mhz, for example, the above formula would give a repetition frequency range of 123 hz to 31.4 khz. by loading the pwm registers with either 00h or ffh, the pwm outputs can be retained at a constant high or low level respectively. when loading ffh to the pwm registers, the 8-bit counter will never actually reach this (ffh) value. both output pins pwmn are driven by push-pull drivers, and are not shared with any other function. f pwm f clk 2 pwmp 1 + () 255 -------------------------------------------------------------- =
1996 jun 27 17 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 9.1 prescaler frequency control register (pwmp) table 7 prescaler frequency control register (address feh) table 8 description of pwmp bits 9.2 pulse width register 0 (pwm0) table 9 pulse width register (address fch) table 10 description of pwm0 bits 9.3 pulse width register 1 (pwm1) table 11 pulse width register (address fdh) table 12 description of pwm1 bits 76543210 pwmp.7 pwmp.6 pwmp.5 pwmp.4 pwmp.3 pwmp.2 pwmp.1 pwmp.0 bit symbol function 7 to 0 pwmp.7 to pwmp.0 prescaler division factor . the prescaler division factor = (pwmp) + 1. 76543210 pwm0.7 pwm0.6 pwm0.5 pwm0.4 pwm0.3 pwm0.2 pwm0.1 pwm0.0 bit symbol function 7 to 0 pwm0.7 to pwm0.0 pulse width ratio. 76543210 pwm1.7 pwm1.6 pwm1.5 pwm1.4 pwm1.3 pwm1.2 pwm1.1 pwm1.0 bit symbol function 7 to 0 pwm1.7 to pwm1.0 pulse width ratio. low/high ratio of pwmn signals pwmn () 255 pwmn () C ----------------------------------------- - = low/high ratio of pwmn signals pwmn () 255 pwmn () C ----------------------------------------- - =
1996 jun 27 18 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 fig.9 functional diagram of pulse width modulated outputs. handbook, full pagewidth mga154 i n t e r n a l b u s f clk pwmp pwm1 prescaler 8-bit counter 1/2 pwm0 8-bit comparator 8-bit comparator output buffer pwm1 output buffer pwm0 10 analog-to-digital converter (adc) the analog input circuitry consists of an 8-input analog multiplexer and an adc with 10-bit resolution. the analog reference voltage and analog power supplies are connected via separate input pins. the conversion takes 50 machine cycles i.e. 37.5 m s at 16 mhz oscillator frequency. the input voltage swing is from 0 v to av dd . the adc is controlled using the adcon control register. register bits adcon.0 to adcon.2 select the input channels of the analog multiplexer (see fig.10). the completion of the 10-bit analog-to-digital conversion is flagged by adci in the adcon register and the result is stored in the sfr adch (upper 8-bits) and the 2 lower bits (adc.1 and adc.0) in register adcon. an analog-to-digital conversion in progress is unaffected by an external or software adc start. the result of a completed conversion remains unchanged provided adci = high. while adci or adcs are high, a new adc start will be blocked and consequently lost. an analog-to-digital conversion already in progress is aborted when the idle or power-down mode is entered. the result of a completed conversion (adci = high) remains unaffected during the idle mode. the low-to-high transition of stadc is recognized at the end of a machine cycle and the conversion commences at the beginning of the next cycle. when a conversion is initiated by software, the conversion starts at the beginning of the machine cycle following the instruction that sets adcs. the next two machine cycles are used to initiate the converter. at the end of this first cycle, the adcs status flag is set to high while the conversion is in progress. sampling of the analog input commences at the end of the second cycle. during the next eight machine cycles, the voltage at the previously selected pin of port 5 is sampled and this input voltage should be stable in order to obtain a useful sample. in any case, the input voltage slew rate must be less than 10 v/ms (5 v conversion range) in order to prevent an undefined result. the conversion takes four machine cycles per bit.
1996 jun 27 19 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 10.1 adc control register (adcon) table 13 adc control register (address c5h) table 14 description of the adcon bits table 15 adci and adcs operating modes if adci is cleared by software while adcs is set at the same time a new analog-to-digital conversion with the same channel-number may be started. it is recommended to reset adci before adcs is set. note 1. start of a new conversion requires adci = 0. 76543210 adc.1 adc.0 adex adci adcs aadr2 aadr1 aadr0 bit symbol function 7 adc.1 bit 1 of adc converted value. 6 adc.0 bit 0 of adc converted value. 5 adex enable external start of conversion by stadc. if adex is: low, then conversion cannot be started externally by stadc (only by software by setting adcs) high, then conversion can be started externally by a rising edge on stadc or externally. 4 adci adc interrupt ?ag. this ?ag is set when an analog-to-digital conversion result is ready to be read. if enabled, an interrupt is invoked. the ?ag must be cleared by software. it cannot be set by software (see table 15). 3 adcs adc start and status. setting this bit starts an analog-to-digital conversion. it may be set by software or by the external signal stadc. the adc logic ensures that this signal is high while the adc is busy. on completion of the conversion, adcs is reset at the same time the interrupt ?ag adci is set. adcs can not be reset by software (see table 15). 2 aadr2 analog input select . this binary coded address selects one of the eight analog port pins of p5 to be input to the converter. it can only be changed when adci and adcs are both low. aadr2 is the msb. (e.g. 100b selects the analog input channel adc4) 1 aadr1 0 aadr0 adci adcs operation 0 0 adc not busy, a conversion can be started. 0 1 adc busy, start of a new conversion is blocked. 1 x (dont care) conversion completed; see note 1.
1996 jun 27 20 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 h andbook, full pagewidth mga155 adc0 analog input multiplexer 10-bit a/d converter adcon 12 34567 0 1234567 0 stadc analog reference supply (analog part) ground (analog part) adch internal bus adc1 adc2 adc3 adc4 adc5 adc6 adc7 fig.10 functional diagram of analog input.
1996 jun 27 21 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 11 timers/counters the p8xc592 contains: three 16-bit timer/event counters: timer 0, timer 1 and timer t2 one 8-bit timer, t3 (watchdog wdt). 11.1 timer 0 and timer 1 timer 0 and timer 1 may be programmed to carry out the following functions: measure time intervals and pulse durations count events generate interrupt requests. timer 0 and timer 1 can be programmed independently to operate in 3 modes: mode 0 8-bit timer or 8-bit counter each with divide-by-32 prescaler. mode 1 16-bit timer-interval or event counter. mode 2 8-bit timer-interval or event counter with automatic reload upon overflow. timer 0 can be programmed to operate in an additional mode as follows: mode 3 one 8-bit time-interval or event counter and one 8-bit timer-interval counter. when timer 0 is in mode 3, timer 1 can be programmed to operate in modes 0, 1 or 2 but cannot set an interrupt flag or generate an interrupt. however, the overflow from timer 1 can be used to pulse the serial port baud-rate generator. the frequency handling range of these counters with a 16 mhz crystal is as follows: in the timer function, the timer is incremented at a frequency of 1.33 mhz ( 1 12 of the oscillator frequency) 0 hz to an upper limit of 0.66 mhz ( 1 24 of the oscillator frequency) when programmed for external inputs. both internal and external inputs can be gated to the counter by a second external source for directly measuring pulse durations. when configured as a counter, the register is incremented on every falling edge on the corresponding input pin, t0 or t1. the earliest moment, when the incremented register value can be read is during the second machine cycle following the machine cycle within which the incrementing pulse occurred.the counters are started and stopped under software control. each one sets its interrupt request flag when it overflows from all highs to all lows (or automatic reload value), with the exception of mode 3 as previously described. 11.2 timer t2 capture and compare logic timer t2 is a 16-bit timer/counter which has capture and compare facilities (see fig.11). the 16-bit timer/counter is clocked via a prescaler with a programmable division factor of 1, 2, 4 or 8. the input of the prescaler is clocked with 1 12 of the oscillator frequency, or by an external source connected to the t2 input, or it is switched off. the maximum repetition rate of the external clock source is 1 12 f clk , twice that of timer 0 and timer 1. the prescaler is incremented on a rising edge. it is cleared if its division factor or its input source is changed, or if the timer/counter is reset. t2 is readable on the fly, without any extra read latches; this means that software precautions have to be taken against misinterpretation at overflow from least to most significant byte while t2 is being read. t2 is not loadable and is reset by the rst signal or at the positive edge of the input signal rt2, if enabled. in the idle mode the timer/counter and prescaler are reset and halted. t2 is connected to four 16-bit capture registers: ct0, ct1, ct2 and ct3. a rising or falling edge on the inputs ct0i, ct1i, ct2i or ct3i (alternative function of port 1) results in loading the contents of t2 into the respective capture registers and an interrupt request. using the capture register ctcon, these inputs may invoke capture and interrupt request on a positive edge, a negative edge or on both edges. if neither a positive nor a negative edge is selected for capture input, no capture or interrupt request can be generated by this input. the contents of the compare registers cm0, cm1 and cm2 are continually compared with the counter value of timer t2. when a match occurs, an interrupt may be invoked. a match of cm0 sets the bits 0 to 5 of port 4, a cm1 match resets these bits and a cm2 match toggles bits 6 and 7 of port 4, provided these functions are enabled by the ste/rte registers. a match of cm0 and cm1 at the same time results in resetting bits 0 to 5 of port 4. cm0, cm1 and cm2 are reset by the rst signal. port 4 can be read and written by software without affecting the toggle, set and reset signals. at a byte overflow of the least significant byte, or at a 16-bit overflow of the timer/counter, an interrupt sharing the same interrupt vector is requested. either one or both of these overflows can be programmed to request an interrupt. all interrupt flags must be reset by software.
1996 jun 27 22 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 handbook, full pagewidth mga156 ste r rte i/o port 4 = set = reset = toggle = toggle status s r t tg t2 sfr address: tml2 = lower 8 bits tmh2 = higher 8 bits int comp cm0 (s) int comp cm1 (r) int comp cm2 (t) ct3i int cti3 ct3 off f clk t2 rt2 t2er external reset enable prescaler 1/12 t2 counter 8-bit overflow interrupt 16-bit overflow interrupt ct2i int cti2 ct2 ct1i int cti1 ct1 ct0i int cti0 ct0 r r r r r t t p4.0 p4.1 p4.2 p4.3 p4.4 p4.5 p4.6 p4.7 s s s s s s tg tg fig.11 block diagram of timer t2 configuration.
1996 jun 27 23 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 11.2.1 c ounter c ontrol register (tm2con) table 16 counter control register (address eah) table 17 description of the tm2con bits 76543210 t2is1 t2is0 t2er t2b0 t2p1 t2p0 t2ms1 t2ms0 bit symbol function 7 t2is1 timer 2 16-bit over?ow interrupt select. 6 t2is0 timer 2 byte over?ow interrupt select. 5 t2er timer 2 external reset enable. 4 t2b0 timer 2 byte over?ow interrupt ?ag. 3 t2p1 timer 2 prescaler select (see table 18). 2 t2p0 1 t2ms1 timer 2 mode select (see table 19). 0 t2ms0 table 18 timer 2 prescaler select t2p1 t2p0 t2 clock 0 0 clock source 01 1 2 clock source 10 1 4 clock source 11 1 8 clock source table 19 timer 2 mode select t2ms1 t2ms0 mode 0 0 timer t2 is halted 0 1 t2 clock source = 1 12 f clk . 1 0 test mode; do not use 1 1 t2 clock source = pin t2 11.2.2 c apture c ontrol register (ctcon) table 20 capture control register (address ebh) table 21 description of the ctcon bits 76543210 ctn3 ctp3 ctn2 ctp2 ctn1 ctp1 ctn0 ctp0 bit symbol function capture interrupt on 7 ctn3 ct3i negative edge 6 ctp3 ct3i positive edge 5 ctn2 ct2i negative edge 4 ctp2 ct2i positive edge 3 ctn1 ct1i negative edge 2 ctp1 ct1i positive edge 1 ctn0 ct0i negative edge 0 ctp0 ct0i positive edge
1996 jun 27 24 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 11.2.3 t imer i nterrupt f lag register (tm2ir) table 22 timer interrupt flag register (address c8h) table 23 description of the tm2ir bits (see notes 1 and 2) notes 1. interrupt enable ien1 is used to enable/disable timer 2 interrupts (see section 14.1.2). 2. interrupt priority register ip1 is used to determine the timer 2 interrupt priority (see section 14.1.4). 11.2.4 s et e nable register (ste) table 24 set enable register (address eeh) table 25 description of the ste bits (see notes 1 and 2) notes 1. if ste.n is low then p4.n is not affected by a match of cm0 and t2 (n = 0, 1, 2, 3, 4, 5). 2. ste.6 and ste.7 are read only. 76543210 t2ov cmi2 cmi1 cmi0 cti3 cti2 cti1 cti0 bit symbol function 7 t2ov t2: 16-bit over?ow interrupt ?ag 6 cmi2 cm2: interrupt ?ag 5 cmi1 cm1: interrupt ?ag 4 cmi0 cm0: interrupt ?ag 3 cti3 ct3: interrupt ?ag 2 cti2 ct2: interrupt ?ag 1 cti1 ct1: interrupt ?ag 0 cti0 ct0: interrupt ?ag 76543210 tg47 tg46 sp45 sp44 sp43 sp42 sp41 sp40 bit symbol function 7 tg47 if high then p4.7 is reset on the next toggle, if low p4.7 is set on the next toggle 6 tg46 if high then p4.6 is reset on the next toggle, if low p4.6 is set on the next toggle 5 sp45 if high then p4.5 is set on a match of cm0 and t2 4 sp44 if high then p4.4 is set on a match of cm0 and t2 3 sp43 if high then p4.3 is set on a match of cm0 and t2 2 sp42 if high then p4.2 is set on a match of cm0 and t2 1 sp41 if high then p4.1 is set on a match of cm0 and t2 0 sp40 if high then p4.0 is set on a match of cm0 and t2
1996 jun 27 25 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 11.2.5 r eset /t oggle e nable register (rte) table 26 reset/toggle enable register (address efh) table 27 description of the rte bits (note 1) note 1. if rte.n is low then p4.n is not affected by a match of cm1 and t2 or cm2 and t2. for more information, refer to the 8051-based 8-bit microcontrollers data handbook ic20 . 76543210 tp47 tp46 rp45 rp44 rp43 rp42 rp41 rp40 bit symbol function 7 tp47 if high then p4.7 toggles on a match of cm2 and t2 6 tp46 if high then p4.6 toggles on a match of cm2 and t2 5 rp45 if high then p4.5 is reset on a match of cm1 and t2 4 rp44 if high then p4.4 is reset on a match of cm1 and t2 3 rp43 if high then p4.3 is reset on a match of cm1 and t2 2 rp42 if high then p4.2 is reset on a match of cm1 and t2 1 rp41 if high then p4.1 is reset on a match of cm1 and t2 0 rp40 if high then p4.0 is reset on a match of cm1 and t2
1996 jun 27 26 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 11.3 watchdog timer (t3) in addition to timer t2 and the standard timers (timer 0 and timer 1), a watchdog timer (wdt) comprising an 11-bit prescaler and an 8-bit timer (t3) is also provided (see fig.12). the timer t3 is incremented every 1.5 ms, derived from the oscillator frequency of 16 mhz by the following formula: when a timer t3 overflow occurs, the microcontroller is reset and a reset-output-pulse is generated at pin rst. this short output pulse (3 machine cycles) may be suppressed if the rst pin is connected to a capacitor. to prevent a system reset (by an overflow of the wdt), the user program has to reload t3 within periods that are shorter than the programmed watchdog time interval. if the processor suffers a hardware/software malfunction, the software will fail to reload the timer. this failure will produce a reset upon overflow thus preventing the processor running out of control. f timer f clk 12 2048 ------------------------- - = the watchdog timer can only be reloaded if the condition flag wle = pcon.4 has been previously set by software. at the moment the counter is loaded the condition flag is automatically cleared. the timer interval between the timer's reloading and the occurrence of a reset depends on the reloaded value. for example, this may range from 1.5 ms to 0.375 s when using an oscillator frequency of 16 mhz. in the idle state the watchdog timer and reset circuitry remain active. the watchdog timer (wdt) is controlled by the enable watchdog pin ( ew) (see table 28). table 28 ew controlling wdt and power-down mode pin ew wdt power-down mode low enabled disabled high disabled enabled fig.12 functional diagram of t3 watchdog timer. h andbook, full pagewidth mga157 internal bus 1/12 f clk write t3 prescaler 11-bit timer t3 (8-bit) load clear overflow internal reset loaden ew loaden pcon.4 pcon.1 clear wle pd r rst rst p v dd internal bus
1996 jun 27 27 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 12 serial i/o port: sio0 (uart) the serial port sio0 is a full duplex (uart) serial i/o port i.e. it can transmit and receive simultaneously. this serial port is also receive-buffered. it can commence reception of a second byte before the previously received byte has been read from the receive register. however, if the first byte has still not been read by the time reception of the second byte is complete, one of these (first or second) bytes will be lost. the sio0 receive and transmit registers are both accessed via the s0buf sfr. writing to s0buf loads the transmit register, and reading s0buf accesses to a physically separate receive register. sio0 can operate in 4 modes: mode 0 serial data is transmitted and received through rxd. txd outputs the shift clock. 8 data bits are transmitted/received (lsb first). the baud rate is fixed at 1 12 of the oscillator frequency. mode 1 10 bits are transmitted via txd or received through rxd: a start bit (0), 8 data bits (lsb first), and a stop bit (1). on receive, the stop bit is put into rb8 of the s0con sfr. the baud rate is variable. mode 2 11 bits are transmitted through txd or received through rxd: a start bit (0), 8 data bits (lsb first), a programmable 9 th data bit, and a stop bit (1). on transmit, the 9 th data bit (tb8 in s0con) can be assigned the value of 0 or 1. with nominal software, tb8 can be the parity bit (p in psw). during a receive, the 9 th data bit is stored in rb8 (s0con), and the stop bit is ignored. the baud rate is programmable to either 1 32 or 1 64 of the oscillator frequency. mode 3 11 bits are transmitted through txd or received through rxd: a start bit (0), 8 data bits (lsb first), a programmable 9 th data bit, and a stop bit (1). mode 3 is the same as mode 2 except for the baud rate which is variable in mode 3. in all four modes, transmission is initiated by any instruction that writes to the s0buf sfr. reception is initiated in mode 0 when ri = 0 and ren = 1. in the other three modes, reception is initiated by the incoming start bit provided that ren = 1. modes 2 and 3 are provided for multiprocessor communications. in these modes, 9 data bits are received with the 9 th bit written to rb8 (s0con). the 9 th bit is followed by the stop bit. the port can be programmed so that with receiving the stop bit, the serial port interrupt will be activated if, and only if rb8 = 1. this feature is enabled by setting bit sm2 in s0con. this feature may be used in multiprocessor systems. for more information about how to use the uart in combination with the registers s0con, pcon, ie, sbuf and the timer register, refer to the 8051-based 8-bit microcontrollers data handbook ic20 . 13 serial i/o port: sio1 (can) sio1 (can) provides the can (controller area network) serial-bus data communication interface. sio1 (can) replaces the sio1 (i 2 c) serial interface as provided in the microcontroller derivative p8xc552. 13.1 on-chip can-controller can is the definition of a high performance communication protocol for serial data communication. the p8xc592 on-chip can-controller is a full implementation of the can 2.0a protocol. with the p8xc592 powerful local networks can be built, both for automotive and general industrial environments. this results in a much reduced wiring harness and enhanced diagnostic and supervisory capabilities. 13.2 can features multi-master architecture bus access priority determined by the message identifier 2032 message identifier (2 11 standard frame can 2.0a) guaranteed latency time for high priority messages powerful error handling capability data length from 0 up to 8 bytes multicast and broadcast message facility non destructive bit-wise arbitration non-return-to-zero (nrz) coding/decoding with bit-stuffing programmable transfer rate (up to 1 mbit/s) programmable output driver configuration suitable for use in a wide range of networks including the sae's network classes a, b and c dma providing high-speed on-chip data exchange bus failure management facility 1 2 av dd reference voltage.
1996 jun 27 28 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.3 interface between cpu and can the internal interface between the p8xc592's cpu and on-chip can-controller is achieved via the following four sfrs (see fig.13): canadr, to point to a register of the can-controller candat, to read or write data cancon, to read interrupt flags and to write commands cansta, to read status information and to write dma pointer. additionally, the dma-logic allows a high-speed data exchange between the can-controller and the cpu's on-chip main ram. for more information, see section 13.5.15 handling of the cpu-can interface. 13.4 hardware blocks of the can-controller the p8xc592 can-controller contains all necessary hardware for high performance serial network communications (see fig.14 and table 29). it controls the communication flow through the area network using the can-protocol. the can-controller meets the following automotive requirements: short message length bus access priority, determined by the message identifier powerful error handling capability configuration flexibility to allow area network expansion guaranteed latency time for urgent messages; C the latency time defines the period between the initiation (transmission request) and the start of the transmission on the bus. the latency time strongly depends on a large variety of bus-related conditions. in the case of a message being transmitted on the bus and one distortion, the latency time can be up to 149 bit times (worst case). for more information see chapter 22 can application information. handbook, full pagewidth canadr dbh candat dah cancon d9h cansta d8h address data can controller main ram cpu dma logic internal bus 4 special function registers mga158 dma bus fig.13 interface between cpu and can-controller.
1996 jun 27 29 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 table 29 hardware blocks of the can-controller (see fig.14) name block description interface management logic iml interprets commands from the cpu, allocates the message buffers (tbf, rbf0 and rbf1) and provides interrupts and status information to the microcontroller. transmit buffer tbf 10 bytes memory into which the cpu writes messages which are to be transmitted over the can network. receive buffers (0 and 1) rbf0 rbf0 and rbf1 are each 10 bytes memories which are alternatively used to store messages received from the can network. the cpu can process one message while another is being received. rbf1 bit stream processor bsp is a sequencer, controlling the data stream between the transmit buffer, receive buffers (parallel data) and the can-bus (serial data). bit timing logic btl synchronizes the can-controller to the bitstream on the can-bus. transceiver control logic tcl controls the output driver. error management logic eml performs the error con?nement according to the can-protocol. fig.14 block diagram of the p8xc592 on-chip can-controller. handbook, full pagewidth mga159 interface management logic transceiver logic transmit buffer bit timing logic 2 2 on - chip can controller receive buffer 0 receive buffer 1 bit stream processor error management logic address data crx0 and crx1 ctx0 and ctx1
1996 jun 27 30 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5 control segment and message buffer description the can-controller appears to the cpu as a memory-mapped peripheral, guaranteeing the independent operation of both parts. 13.5.1 a ddress allocation the address area of the can-controller consists of the control segment and the message buffers. the control segment is programmed during an initialization down-load in order to configure communication parameters (e.g. bit timing). the communication over the can-bus is also controlled via this segment by the cpu. a message which is to be transmitted, must be written to the transmit buffer. after a successful reception the cpu may read the message from the receive buffer and then release it for further use. 13.5.2 c ontrol s egment layout the exchange of status, control and command signals between the cpu and the can-controller is performed in the control segment. the layout of this segment is shown in fig.15. after an initial down-load, the contents of the registers acceptance code, acceptance mask, bus timing 0, bus timing 1 and output control should not be changed. these registers may only be accessed when the reset request bit in the control register is set high (see tables 30, 31 and 32). handbook, full pagewidth address 0 control segment mga160 - 1 control descriptor data field transmit buffer descriptor data field receive buffer 0 or 1 1 command 2 status 3 interrupt 4 acceptance code 5 acceptance mask 6 bus timing 0 7 bus timing 1 8 output control 9 test 10 identifier, 11 rtr bit, data length code 12 byte 1 13 byte 2 14 byte 3 15 byte 4 16 byte 5 17 byte 6 18 byte 7 19 byte 8 20 14h 15h 16h 11h 12h 13h 17h 18h 19h 1ah 1bh 1ch 1dh identifier, 21 rtr bit, data length code 22 byte 1 23 byte 2 24 byte 3 25 byte 4 26 byte 5 27 byte 6 28 byte 7 29 byte 8 identifier, rtr bit, data length code byte 1 byte 2 byte 3 byte 4 byte 5 byte 6 byte 7 byte 8 00h 01h 02h 03h 04h 05h 06h 07h 08h 09h 0ah 0ch 0dh 0eh 0fh 10h 0bh fig.15 can-controller internal address allocation.
1996 jun 27 31 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 table 30 cpu/can register map bit 76543210 control segment address 0: c ontrol r egister tm s ra oie eie tie rie rr address 1: c ommand r egister rx0a rx1a wum slp cos rrb at tr address 2: s tatus r egister bs es ts rs tcs tbs do rbs address 3: i nterrupt r egister reserved reserved reserved wui oi ei ti ri address 4: a cceptance c ode r egister ac.7 ac.6 ac.5 ac.4 ac.3 ac.2 ac.1 ac.0 address 5: a cceptance m ask r egister am.7 am.6 am.5 am.4 am.3 am.2 am.1 am.0 address 6: b us t iming r egister 0 sjw.1 sjw.0 brp.5 brp.4 brp.3 brp.2 brp.1 brp.0 address 7: b us t iming r egister 1 sam tseg2.2 tseg2.1 tesg2.0 tseg1.3 tseg1.2 tseg1.1 tseg1.0 address 8: o utput c ontrol r egister octp1 octn1 ocpol1 octp0 octn0 ocpol0 ocmode1 ocmode0 address 9: t est r egister (note 1) reserved reserved map internal register connect rx buffer 0 cpu connect tx buffer cpu access internal bus normal ram connect float output driver
1996 jun 27 32 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 note 1. the test register is used for production testing only. 13.5.3 c ontrol r egister (cr) the contents of the control register are used to change the behaviour of the can-controller. control bits may be set or reset by the cpu which uses the control register as a read/write memory. table 31 control register (address 0) table 32 description of the cr bits transmit buffer a ddress 10: i dentifier id.10 id.9 id.8 id.7 id.6 id.5 id.4 id.3 a ddress 11: rtr, d ata l ength c ode id.2 id.1 id.0 rtr dlc.3 dlc.2 dlc.1 dlc.0 address 12 to 19: b ytes 1 to 8 data data data data data data data data receive buffer 0 and 1 a ddress 20: i dentifier id.10 id.9 id.8 id.7 id.6 id.5 id.4 id.3 a ddress 21: rtr, d ata l ength c ode id.2 id.1 id.0 rtr dlc.3 dlc.2 dlc.1 dlc.0 address 22 to 29: b ytes 1 to 8 data data data data data data data data 76543210 tm s ra oie eie tie rie rr bit symbol function 7tm test mode (note 1).if the value of tm is: high (enabled), then the can-controller enters test mode (normal operations impossible). low (disabled), then the can-controller is in normal operating mode. 6s sync (note 2). if the value of s is: high (2 edges), then bus-line transitions from recessive-to-dominant and vice-versa are used for resynchronization (see sections 13.5.20 and 13.6). low (1 edge), then the only transitions from recessive-to-dominant are used for resynchronization. bit 76543210
1996 jun 27 33 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 notes to the description of the cr bits 1. the test mode is intended for factory testing and not for customer use. 2. a modification of the bits reference active and sync is only possible with reset request = high (present). it is allowed to set these bits while reset request is changed from a high level to a low level. after an external reset (pin rst = high) the reference active bit is set high (output), the sync bit is undefined. 3. during an external reset (rst = high) or when the bus status bit is set high (bus-off), the iml forces the reset request high (present). after the reset request bit is set low (absent) the can-controller will wait for: a) one occurrence of the bus-free signal (11 recessive bits, see section 13.6.9.6), if the preceding reset (reset request = high) has been caused by an external reset or a cpu initiated reset. b) 128 occurrences of bus-free, if the preceding reset (reset request = high) has been caused by a can-controller initiated bus-off, before re-entering the bus-on mode, see section 13.6.9. c) when reset request is set high (present), for whatever reason, the control, command, status and interrupt bits are affected, see table 40. the registers at addresses 4 to 8 are only accessible when the reset request is set high (present). 5ra reference active (notes 2). if the value of ra is: high (output), then the pin ref is an 1 2 av dd reference output. low (input), then a reference voltage may be input. 4 oie overrun interrupt enable . if the value of oie is: high (enabled) and the data overrun bit is set (see section 13.5.5) then the cpu receives an overrun interrupt signal. low (disabled), then the cpu receives no overrun interrupt signal from the can-controller. 3 eie error interrupt enable . if the value of eie is: high (enabled) and the error or bus status change (see section 13.5.5) then the cpu receives an error interrupt signal. low (disabled), then the cpu receives no error interrupt signal. 2 tie transmit interrupt enable . if the value of tie is: high (enabled) and when a message has been successfully transmitted or the transmit buffer is accessible again, (e.g. after an abort transmission command), then the can-controller transmits a transmit interrupt signal to the cpu. low (disabled), then there is no transmission of the transmit interrupt signal by the can-controller to the cpu. 1 rie receive interrupt enable . if the value of rie is: high (enabled) and when a message has been received without errors, then the can-controller transmits a receive interrupt signal to the cpu. low (disabled), then there is no transmission of the receive interrupt signal by the can-controller to the cpu. 0rr reset request (note 3). if the value of rr is: high (present), then detection of a reset request results in the can-controller aborting the current transmission/reception of a message entering the reset state synchronously to the system clock (t scl , see section 13.5.9). low (absent), on the high-to-low transition of the reset request bit, the can-controller returns to its normal operating state. bit symbol function
1996 jun 27 34 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 handbook, full pagewidth mga161 single-ended wake-up wake-up (bus active signal) comp out rx0 active rx1 active 1/2 av - voltage wake-up mode 1 0 s2 rx0 rx1 1 0 s1 0 1 s0 differential wake-up p8xc592 ref crx0 crx1 reference active dd fig.16 configurable can receiver.
1996 jun 27 35 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5.4 c ommand r egister (cmr) a command bit initiates an action within the transfer layer of the can-controller. the command register appears to the cpu as a read/write memory, except for the bits cmr.0 (tr) to cmr.3 (cos), which return a high if being read. table 33 command register (address 1) table 34 description of the cmr bits 76543210 rx0a rx1a wum slp cos rrb at tr bit symbol function 7 rx0a rx0 active . see table 35; note 1. 6 rx1a rx1 active . see table 35; note 1. 5 wum wake-up mode (note 2). if the value of wum is: high (single ended), then the difference of the rx signals to the internal reference voltage 1 2 av dd is used for wake up. low (differential), then the differential signal between rx0 and rx1 is used for wake up. 4 slp sleep (note 3). if the value of slp is: high (sleep), then the can-controller enters sleep mode if no can interrupt is pending and there is no bus activity. low (wake up), then the can-controller functions normally. 3 cos clear overrun status (note 4). if the value of cos is: high (clear), then the data overrun status bit is set to low (see table 37). low (no action), then there is no action. 2 rrb release receive buffer (note 5). if the value of rrb is: high (released), then the receive buffer attached to the cpu is released. low (no action), then there is no action. 1at abort transmission (note 6). if the value of at is: high (present) and if not already in progress, a pending transmission request is cancelled. low (absent), then there is no action. 0tr transmission request (note 7). if the value of tr is: high (present), then a message shall be transmitted. low (absent), then there is no action.
1996 jun 27 36 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 notes to the description of the cmr bits 1. the rx0/rx1 active bits, if being read, reflect the status of the respective switches (see fig.16). it is recommended to change the switches only during the reset state (reset request = high). 2. the wake-up mode bit should be set at the same time as the sleep bit. the differential wake up mode is useful if both bus wires are fully functioning; it minimizes the amount of wake ups due to noise. the single ended wake up mode is recommended if a wake up must be possible even if one bus wire is already or may become disturbed (see fig.16). 3. the can-controller will enter sleep mode, if the sleep bit is set high (sleep) there is no bus activity and no interrupt is pending. the can-controller will wake up after the sleep bit is set low (wake up) or when there is bus activity. on wake up, a wake-up interrupt (see section 13.5.6) is generated (see also chapter 15). a can-controller which is sleeping and then awaken by bus activity will not be able to receive this message until it detects a bus-free signal (see section 13.6.9.6). the sleep bit, if read, reflects the status of the can-controller. 4. this command bit is used to acknowledge the data overrun condition signalled by the data overrun status bit. command is given only after releasing both receive buffers. the stored messages have to be rejected. the command bit is set simultaneously with setting of the release receive buffer command bit the second time. 5. after reading the contents of the receive buffer (rbf0 or rbf1) the cpu must release this buffer by setting release receive buffer bit high (released). this may result in another message becoming immediately available. to prevent the rrb command being executed only once, the minimum wait time between two successive rrb commands is 3 system clock cycles (t scl , see section 13.5.9). 6. the abort transmission bit is used when the cpu requires the suspension of the previously requested transmission, e.g. to transmit an urgent message. a transmission already in progress is not stopped. in order to see if the original message had been either transmitted successfully or aborted, the transmission complete status bit should be checked. this should be done after the transmit buffer access bit has been set high (released) or a transmit interrupt has been generated (see section 13.5.6). 7. if the transmission request bit was set high in a previous command, it cannot be cancelled by setting the transmission request bit low (absent). cancellation of the requested transmission may be performed by setting the abort transmission bit high (present). table 35 combination of bits rx0a and rx1a (see fig.16) control rx0 rx1 rx0a rx1a 1 1 crx0 crx1 1 0 crx0 1 2 av dd 01 1 2 av dd crx1 0 0 no action
1996 jun 27 37 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5.5 s tatus r egister (sr) the contents of the status register reflects the status of the can-controller. the status register appears to the cpu as a read only memory. table 36 status register (address 2) table 37 description of the sr bits 76543210 bs es ts rs tcs tbs do rbs bit symbol function 7bs bus status (note 1). if the value of bs is: high (bus-off), then the can-controller is not involved in bus activities. low (bus-on), then the can-controller is involved in bus activities. 6es error status . if the value of es is: high (error), then at least one of the error counters (see section 13.6.10) has reached the cpu warning limit. low (ok), then both error counters have not reached the warning limit. 5ts transmit status (note 2). if the value of ts is: high (transmit), then the can-controller is transmitting a message. low (idle), then no message is transmitted. 4rs receive status (note 2). if the value of rs is: high (receive), then the can-controller is receiving a message. low (idle), then no message is received. 3 tcs transmission complete status (note 3). if the value of tcs is: high (complete), then last requested transmission has been successfully completed. low (incomplete), then previously requested transmission is not yet completed. 2 tbs transmit buffer access (note 3). if the value of tbs is: high (released), then the cpu may write a message into the tbf. low (locked), then the cpu cannot access the transmit buffer. a message is either waiting for transmission or is in the process of being transmitted. 1do data overrun (note 4). if the value of do is: high (overrun), then both receive buffers are full and the first byte of another message should be stored. low (absent), then no data overrun has occurred since the clear overrun command was given. 0 rbs receive buffer status (note 5). if the value of rbs is high (full), then this bit is set when a new message is available. low (empty), then no message has become available since the last release receive buffer command bit was set.
1996 jun 27 38 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 notes to the description of the sr bits 1. when the bus status bit is set high (bus-off), the can-controller will set the reset request bit high (present). it will stay in this state until the cpu sets the reset request bit low (absent). once this is completed the can-controller will wait the minimum protocol-defined time (128 occurrences of the bus-free signal) before setting the bus status bit low (bus-on), the error status bit low (ok) and resetting the error counters. during bus-off the output drivers are switched off (floating); external transceiver circuits should output a recessive level in this case. 2. if both the receive status and transmit status bits are low (idle) the can-bus is idle. 3. if the cpu tries to write to the transmit buffer when the transmit buffer access bit is low (locked), the written bytes will not be accepted and will be lost without this being signalled. the transmission complete status bit is set low (incomplete) whenever the transmission request bit is set high (present). if an abort transmission command is issued, the transmit buffer will be released. if the message, which was requested and then aborted, was not transmitted, the transmission complete status bit will remain low. 4. if data overrun = high (overrun) is detected, the currently received message is dropped. a transmitted message, granted acceptance, is also stored in a receive buffer. this occurs because it is not known if the can-controller will lose arbitration and so become a receiver of the message. if no receive buffer is available, data overrun is signalled. however, this transmitted and accepted message does neither cause a receive interrupt nor set the receive buffer status bit to high (full). also, a data overrun does not cause the transmission of an overload frame (see sections 13.6.1 and 13.6.5). 5. if the command bit release receive buffer is set high (released) by the cpu, the receive buffer status bit is set low (empty) by iml. when a new message is stored in any of the receive buffers, the receive buffer status bit is set high (full) again.
1996 jun 27 39 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5.6 i nterrupt r egister (ir) the interrupt register allows the identification of an interrupt source. when one or more bits of this register are set, a can interrupt (si01) will be indicated to the cpu. all bits are reset by the can-controller after this register is read by the cpu. this register appears to the cpu as a read only memory. table 38 interrupt register (address 3) table 39 description of the ir bits notes 1. overrun interrupt bit (if enabled) and data overrun bit (see section 13.5.5) are set at the same time. 2. receive interrupt bit (if enabled) and receive buffer status bit (see section 13.5.5) are set at the same time. 76543210 --- wui oi ei ti ri bit symbol function 7 - reserved. 6 - reserved. 5 - reserved. 4 wui wake-up interrupt . the value of wui is set to: high (set), when the sleep mode is left. see section 13.5.4. low (reset), by a read access of the interrupt register by the cpu. 3oi overrun interrupt (note 1). the value of oi is set to: high (set), if both receive buffers contain a message and the first byte of another message should be stored (passed acceptance), and the overrun interrupt enable is high (enabled). low (reset), by a read access of the interrupt register by the cpu. 2ei error interrupt . the value of ei is set to: high (set), on a change of either the error status or bus status bits, if the error interrupt enable is high (enabled). see section 13.5.5. low (reset), by a read access of the interrupt register by the cpu. 1ti transmit interrupt . the value of ti is set to: high (set), on a change of the transmit buffer access from low to high (released) and transmit interrupt enable is high (enabled). low (reset), after a read access of the interrupt register by the cpu. 0ri receive interrupt (note 2). the value of rbs is set to: high (set), when a new message is available in the receive buffer and the receive interrupt enable bit is high (enabled). low (reset) automatically by a read access of interrupt register by the cpu.
1996 jun 27 40 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 table 40 effects of setting the reset request bit high (present) note 1. only after an external reset; see note 5 to table 37 description of the sr bits. type bit symbol function effect control cr.7 tm test mode low (disabled) cr.5 ra reference active high (output); note 1 command cmr.7 rx0a rx0 active high (rx0 = crx0); note 1 cmr.6 rx1a rx1 active high (rx1 = crx1); note 1 cmr.4 slp sleep low (wake-up) cmr.3 cos clear overrun status high (clear) cmr.2 rrb release receive buffer high (released) cmr.1 at abort transmission low (absent) cmr.0 tr transmission request low (absent) status sr.7 bs bus status low (bus-on); note 1 sr.6 es error status low (no error); note 1 sr.5 ts transmit status low (idle) sr.4 rs receive status low (idle) sr.3 tcs transmission complete status high (complete) sr.2 tbs transmit buffer access high (released) sr.1 do data overrun low (absent) sr.0 rbs receive buffer status low (empty) interrupt ir.3 oi overrun interrupt low (reset) ir.1 ti transmit interrupt low (reset) ir.0 ri receive interrupt low (reset)
1996 jun 27 41 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5.7 a cceptance c ode r egister (acr) the acceptance code register is part of the acceptance filter of the can-controller. this register can be accessed (read/write), if the reset request bit is set high (present). when a message is received which passes the acceptance test and if there is an empty receive buffer, then the respective descriptor and data field (see fig.15) are sequentially stored in this empty buffer. in the event that there is no empty receive buffer, the data overrun bit is set high (overrun); see sections 13.5.5 and 13.5.6. when the complete message has been correctly received the following occurs: the receive buffer status bit is set high (full) if the receive interrupt enable bit is set high (enabled), the receive interrupt is set high (set). during transmission of a message which passes the acceptance test, the message is also written to its own receive buffer. if no receiver buffer is available, data overrun is signalled because it is not known at the start of a message whether the can-controller will lose arbitration and so become a receiver of the message. table 41 acceptance code register (address 4) table 42 description of the acr bits 76543210 ac.7 ac.6 ac.5 ac.4 ac.3 ac.2 ac.1 ac.0 bit symbol function 7 to 0 ac.7 to ac.0 acceptance code. the acceptance code bits (ac.7 to ac.0) and the eight most signi?cant bits of the message's identi?er (id.10 to id.3) must be equal to those bit positions which are marked relevant by the acceptance mask bits (am.7 to am.0). the acceptance is given, if the following equation is satis?ed: (id10 ... id.3) = [(ac.7 ... ac.0) or (am.7 ... am.0)] = 1111 1111 b. 13.5.8 a cceptance m ask r egister (amr) the acceptance mask register is part of the acceptance filter of the can-controller. this register can be accessed (read/write) if the reset request bit is set high (present). the acceptance mask register qualifies which of the corresponding bits of the acceptance code are relevant or don't care for acceptance filtering. table 43 acceptance mask register (address 5) table 44 description of the amr bits 76543210 am.7 am.6 am.5 am.4 am.3 am.2 am.1 am.0 bit symbol function 7 to 0 am.7 to am.0 acceptance mask. if the acceptance mask bit is: high (dont care), then this bit position is dont care for the acceptance of a message. low (relevant), then this bit position is relevant for acceptance filtering.
1996 jun 27 42 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5.9 b us t iming r egister 0 (btr0) the contents of bus timing register 0 defines the values of the baud rate prescaler (brp) and the synchronization jump width (sjw). this register can be accessed (read/write) if the reset request bit is set high (present). for further information on bus timing, see sections 13.5.10 and 13.5.18. table 45 bus timing register 0 (address 6) table 46 description of the btr0 bits 76543210 sjw.1 sjw.0 brp.5 brp.4 brp.3 brp.2 brp.1 brp.0 bit symbol function 7 sjw.1 synchronization jump width. to compensate for phase shifts between clock oscillators of different bus controllers, any bus controller must resynchronize on any relevant signal edge of the current transmission. the synchronization jump width de?nes the maximum number of clock cycles a bit period may be shortened or lengthened by one resynchronization: 6 sjw.0 5 brp.5 baud rate prescaler. the period of the system clock t scl is programmable and determines the individual bit timing.the system clock is calculated using the following equation: . where t clk = time period of the p8xc592 oscillator. 4 brp.4 3 brp.3 2 brp.2 1 brp.1 0 brp.0 t sjw t scl 2sjw.1 sjw.0 1 ++ () . BB = t scl 2t clk 32brp.5 16brp.4 8brp.3 4brp.2 2brp.1 brp.0 1 + +++++ () =
1996 jun 27 43 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5.10 b us t iming r egister 1(btr1) the contents of bus timing register 1 defines the length of the bit period, the location of the sample point and the number of samples to be taken at each sample point. this register can be accessed (read/write) if the reset request bit is set high (present).for further information on bus timing, see sections 13.5.9 and 13.5.18. table 47 bus timing register 1 (address 7) table 48 description of the btr1 bits 76543210 sam tseg2.2 tseg2.1 tseg2.0 tseg1.3 tseg1.2 tseg1.1 tseg1.0 bit symbol function 7 sam sampling . if the bit sam is: high (3 samples), then three samples are taken. this is recommended for slow/medium speed buses (sae class a and b) where ?ltering of spikes on the bus-line is bene?cial (see section 13.5.19.6) low (1 sample), the bus is sampled once. this is recommended for high speed buses (sae class c). 6 tseg2.2 time segment 1 (tseg1) and time segment 2 (tseg2) . tseg1 determines the number of clock cycles per bit period and the location of the sample point . tseg2 determines the number of clock cycles per bit period and the location of the sample point: . 5 tseg2.1 4 tseg2.0 3 tseg1.3 2 tseg1.2 1 tseg1.1 0 tseg1.0 t tseg1 t scl 8tseg1.3 4tseg1.2 2tseg1.1 tseg1.0 1 ++++ () = t tseg2 t scl 4tseg2.2 2tseg2.1 tseg2.0 1 +++ () =
1996 jun 27 44 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5.11 o utput c ontrol r egister (ocr) the output control register allows, under software control, the set-up of different output driver configurations. this register can be accessed (read/write) if the reset request bit is set high (present). if the can-controller is in the sleep mode (sleep = high) a recessive level is output on the ctx0 and ctx1 pins. if the can-controller is in the reset state (reset request = high) the output drivers are floating. tables 50 and 51, show the relationship between the bits of the output control register and the two serial output pins ctx0 and ctx1 of the p8xc592 can-controller, connected to the serial bus (see fig.14). table 49 output control register (address 8) table 50 description of the ocr bits table 51 description of the output mode bits 76543210 octp1 octn1 ocpol1 octp0 octn0 ocpol0 ocmode1 ocmode0 bit symbol function 7 octp1 see tables 51 and 52. 6 octn1 5 ocpol1 4 octp0 3 octn0 2 ocpol0 1 ocmode1 output mode . these bits select the output mode; see table 51. 0 ocmode0 ocmode1 ocmode0 description 10 normal output mode . the bit sequence (txd) is sent via ctx0, ctx1. txd is the data bit to be transmitted. the voltage levels on the output driver pins ctx0 and ctx1 depend on both the driver characteristic programmed by octpx, octnx (?oat, pull-up, pull-down, push-pull) and the output polarity programmed by ocpolx (see fig.17). 11 clock output mode . for the ctx0 pin this is the same as in normal output mode (ctx0: bit sequence). however, the data stream to ctx1 is replaced by the transmit clock (txclk). the rising edge of the transmit clock (non-inverted) marks the beginning of a bit period. the clock pulse width is t scl . 00 bi-phase output mode . in contrast to normal output mode the bit representation is time variant and toggled. if the bus controllers are galvanically decoupled from the bus-line by a transformer, the bit stream is not allowed to contain a dc component. this is achieved by the following scheme. during recessive bits all outputs are deactivated (?oating). dominant bits are sent alternately on ctx0 and ctx1, i.e. the ?rst dominant bit is sent on ctx0, the second is sent on ctx1, and the third one is sent on ctx0 again, etc. 01 test output mode. for the ctx0 pin this is the same as in normal output mode (ctx0: bit sequence). to measure the delay time of the transmitter and receiver this mode connects the output of the input comparator (comp out) with the input of the output driver ctx1. this mode is used for production testing only.
1996 jun 27 45 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 table 52 output pin set-up notes 1. tpx is the on-chip output transistor x, connected to v dd ; x=0or1. 2. tnx is the on-chip output transistor x, connected to cv ss ; x = 0 or 1. 3. ctxx is the serial output level on ctx0 or ctx1. it is required that the output level on the can-bus is dominant with txd = 0 and recessive with txd = 1, see section 13.6.1.1 bit representation. drive octpx octnx ocpolx txd tpx (1) tnx (2) ctxx (3) float 0 0 0 0 off off ?oat 0 0 0 1 off off ?oat 0 0 1 0 off off ?oat 0 0 1 1 off off ?oat pull-down 0 1 0 0 off on low 0 1 0 1 off off ?oat 0 1 1 0 off off ?oat 0 1 1 1 off on low pull-up 1 0 0 0 off off ?oat 1 0 0 1 on off high 1 0 1 0 on off high 1 0 1 1 off off ?oat push/pull 1 1 0 0 off on low 1 1 0 1 on off high 1 1 1 0 on off high 1 1 1 1 off on low handbook, full pagewidth mga162 tp0 tn0 v dd tp1 tn1 v dd cv ss output control logic octn1 octn0 octp1 octp0 ocpol0 ocpol1 ocmode0 ocmode1 txd txclk ctx0 ctx1 cv ss fig.17 configurable can transmitter.
1996 jun 27 46 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5.12 t est r egister (tr) the test register is used for production testing only. table 53 test register (address 9) 13.5.13 t ransmit b uffer layout the global layout of the transmit buffer is shown in fig.15. this buffer serves to store a message from the cpu to be transmitted by the can-controller. it is subdivided into descriptor and data field. the transmit buffer can be written to and read from by the cpu. 13.5.13.1 descriptor table 54 descriptor byte 1 register (dscr1, address 10) table 55 descriptor byte 2 register (dscr2, address 11) table 56 description of the id.n bits in dscr1 and dscr2 76543210 reserved reserved map internal register connect rx buffer 0 cpu connect tx buffer cpu access internal bus normal ram connect float output driver 76543210 id.10 id.9 id.8 id.7 id.6 id.5 id.4 id.3 76543210 id.2 id.1 id.0 rtr dlc.3 dlc.2 dlc.1 dlc.0 bit symbol function dscr1 7 id.10 identi?er. the identi?er consists of 11 bits (id.10 to id.0). id.10 is the most signi?cant bit, which is transmitted ?rst on the bus during the arbitration process. the identi?er acts as the messages' name, used in a receiver for acceptance ?ltering, and also determines the bus access priority during the arbitration process. the lower the binary value of the identi?er the higher the priority. this is due to the larger number of leading dominant bits during arbitration (see section 13.6.7). 6 id.9 5 id.8 4 id.7 3 id.6 2 id.5 1 id.4 0 id.3 dscr2 7 id.2 identi?er . see dscr1. 6 id.1 5 id.0
1996 jun 27 47 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 table 57 description of the other dscr2 bits bit symbol function 4rtr remote transmission request . if the rtr bit is: high (remote), then the remote frame will be transmitted by the can-controller. low (data), then the data frame will be transmitted by the can-controller. 3 dlc.3 data length code (dlc). the number of bytes (data byte count) in the data field of a message is coded by the data length code. at the start of a remote frame transmission the data length code is not considered due to the rtr bit being high (remote). this forces the number of transmitted/received data bytes to be a logic 0. nevertheless, the data length code must be speci?ed correctly to avoid bus errors, if two can-controllers start a remote frame transmission simultaneously. the range of the data byte count is 0 to 8 bytes and coded as follows: . for reasons of compatibility no data byte counts other than 0,1,2,....8 should be used. 2 dlc.2 1 dlc.1 0 dlc.0 data byte count 8dlc.3 4dlc.2 2dlc.1 dlc.0 +++ = 13.5.13.2 data field the number of transferred data bytes is determined by the data length code. the first bit transmitted is the most significant bit of data byte 1 at address 12. 13.5.14 r eceive b uffer layout the layout of the receive buffer and the individual bytes correspond to the definitions given for the transmit buffer layout, except that the addresses start at 20 instead of 10 (see fig.15). 13.5.15 h andling of the cpu-can interface via the four special registers canadr, candat, cancon and cansta the cpu has access to the can-controller and also to the dma-logic. note that cancon and cansta have different meanings for a read and write access. table 58 the sfrs between cpu and can reserved bits are read as high. r = read; w = write; r/w = read/write. address access bit 76543210 canadr dbh r/w dma reserved autoinc cana4 cana3 cana2 cana1 cana0 candat dah r/w cand7 cand6 cand5 cand4 cand3 cand2 cand1 cand0 cancon; do not use a rmw instruction d9h r reserved reserved reserved wui oi ei ti ri w rx0a rx1a wum slp cos rrb at tr cansta; the bit addresses of cansta (7 to 0) are dfh to d8h; do not use a rmw instruction dfh to d8h r bs es ts rs tcs tbs do rbs w rama7 rama6 rama5 rama4 rama3 rama2 rama1 rama0
1996 jun 27 48 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5.15.1 special function register canadr canadr is implemented as a read/write register. table 59 sfr canadr (address dbh) table 60 description of the canadr bits 13.5.15.2 special function register candat candat is implemented as a read/write register. table 61 sfr candat (address dah) table 62 description of the canadr bits 76543210 dma - autoinc cana4 cana3 cana2 cana1 cana0 bit symbol function 7 dma dma-logic controlled via bit canadr.7 (see section 13.5.17). 6 - reserved. 5 autoinc auto address increment mode controlled via bit canadr.5 (see section 13.5.16). 4 cana4 the five least significant bits canadr.4 to canadr.0 define the address of one of the can-controller internal registers to be accessed via candat. for instance, after an external hardware (e.g. power-on) reset canadr contains the value 64h, and hence the cpu accesses (read/write) the acceptance code register of the can-controller, via the sfr candat. 3 cana3 2 cana2 1 cana1 0 cana0 76543210 cand7 cand6 cand5 cand4 cand3 cand2 cand1 cand0 bit symbol function 7 to 0 cand7 to cand0 the sfr candat appears as a port to the can-controller internal register (memory location) being selected by canadr. reading or writing candat is effectively an access to that can-controller internal register, which is selected by canadr.
1996 jun 27 49 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5.15.3 special function register cancon table 63 sfr cancon in read access (address d9h) table 64 description of the cancon bits in read access when reading cancon the interrupt register of the can-controller is accessed. table 65 sfr cancon in write access (address d9h) table 66 description of the cancon bits in write access when writing to cancon then the command register of the can-controller is accessed. 76543210 --- wui oi ei ti ri bit symbol function 7 - reserved; bits are read as high. 6 - 5 - 4 wui wake-up interrupt (see table 39). 3 oi overrun interrupt (see table 39). 2 ei error interrupt (see table 39). 1 ti transmit interrupt (see table 39). 0 ri receive interrupt (see table 39). 76543210 rx0a rx1a wum slp cos rrb at tr bit symbol function 7 rx0a rx0 active (see table 34). 6 rx1a rx1 active (see table 34). 5 wum wake-up mode (see table 34). 4 slp sleep (see table 34). 3 cos clear overrun status (see table 34). 2 rrb release receive buffer (see table 34). 1 at abort transmission (see table 34). 0 tr transmission request (see table 34).
1996 jun 27 50 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5.15.4 special function register cansta cansta is implemented as a bit-addressable read/write register. the bit addresses of cansta (7 to 0) are dfh to d8h. table 67 sfr cancon in read access (address dfh to d8h) table 68 description of the cancon bits in read access when reading cansta the status register of the can-controller is accessed. table 69 sfr cancon in write access (address dfh to d8h) table 70 description of the cansta bits in write access writing to cansta sets the address of the on-chip main ram (internal data memory) for a subsequent dma transfer. 76543210 bs es ts rs tcs tbs do rbs bit symbol function 7 bs bus status (see table 37). 6 es error status (see table 37). 5 ts transmit status (see table 37). 4 rs receive status (see table 37). 3 tcs transmission complete status (see table 37). 2 tbs transmit buffer access (see table 37). 1 do data overrun (see table 37). 0 rbs receive buffer status (see table 37). 76543210 rama7 rama6 rama5 rama4 rama3 rama2 rama1 rama0 bit symbol function 7 to 0 rama7 to rama0 -
1996 jun 27 51 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5.16 a uto address increment with the auto address increment mode a fast stack-like reading and writing of can-controller internal registers is provided. if the bit canadr.5 (autoinc) is high, the content of canadr is incremented automatically after any read or write access to candat. for instance, loading a message into the transmit buffer can be done by writing 2ah into canadr and then moving byte by byte of the message to candat. incrementing canadr beyond xx111111b resets the bit canadr.5 (autoinc) automatically (canadr = xx000000b). 13.5.17 h igh speed dma the dma-logic allows you to transfer a complete message (up to 10 bytes) between can-controller and main ram in 2 instruction cycles at maximum; up to 4 bytes are transferred in 1 instruction cycle. the performance of the cpu is strongly enhanced because this very fast transfer is carried out in the background. a dma transfer is achieved by first writing the ram address (00h to ffh) into cansta and then setting the tx- or rx-buffer address in candr and the bit canadr.7 (dma) simultaneously; the ram address points to the location of the first byte to be transferred. setting the dma bit causes an automatic evaluation of the data length code and then the transfer; for a tx-dma transfer the data length code is expected at the location ram address +1. in order to program a tx-dma transfer the value 8ah (address 10) has to be written into canadr. then a complete message, consisting of the 2-byte descriptor and the data field (0 to 8 bytes), starting at location ram address is transferred to the tx-buffer. the rx-dma transfer is very versatile. by writing a value in the range of 94h (address 20) up to 9dh (address 29) into canadr the whole or a part of the received message, starting at the specified address, is transferred to the internal data memory. this allows e.g. to transfer the bytes of the data field only. after a successful dma transfer the dma-bit is reset. during a dma transfer the cpu can process the next instruction. however, an access to the data memory, canadr, candat, cancon or cansta is not allowed. after having set the dma-bit, every interrupt is disabled until the end of the transfer. note, that disadvantageous programming may lead to an interrupt response time of at most 10 instruction cycles. the shortest interrupt response time is achieved by using 2 consecutive 1-cycle instructions directly after setting the dma-bit. during the reset state (bit reset request is high) a dma transfer is not possible. 13.5.18 b us timing / synchronization the bus timing logic (btl) monitors the serial bus-line via the on-chip input comparator and performs the following functions (see section 13.4): monitors the serial bus-line level adjusts the sample point, within a bit period (programmable) samples the bus-line level using majority logic (programmable, 1 or 3 samples) synchronization to the bit stream: C hard synchronization at the start of a message C resynchronization during transfer of a message. the configuration of the btl is performed during the initialization of the can-controller. the btl uses the following three registers: control register (sync) bus timing register 0 bus timing register 1. 13.5.19 b it timing a bit period is built up from a number of system clock cycles (t scl ), see section 13.5.9. one bit period is the result of the addition of the programmable segments tseg1 and tseg2 and the general segment syncseg. 13.5.19.1 synchronization segment (syncseg) the incoming edge of a bit is expected during this state; this state corresponds to one system clock cycle (1 t scl ).
1996 jun 27 52 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 handbook, full pagewidth mga163 t syncseg sample point (b) 1 clock cycle (t ) scl t tseg1 t tseg2 t (one bit period) sync.seg sample point (a) nominal bit time prop.seg phase seg1 phase seg2 transmit point fig.18 bit period. (a) as defined by the can-protocol. (b) as implemented in the p8xc592's on-chip can-controller. 13.5.19.2 time segment 1 (tseg1) this segment determines the location of the sampling point within a bit period, which is at the end of tseg1. tseg1 is programmable from 1 to 16 system clock cycles (see section 13.5.10). the correct location of the sample point is essential for the correct functioning of a transmission. the following points must be taken into consideration: a start-of-frame (see section 13.6.2) causes all can-controllers to perform a hard synchronization (see section 13.5.20) on the first recessive-to-dominant edge. during arbitration, however, several can-controllers may simultaneously transmit. therefore it may require twice the sum of bus-line, input comparator and the output driver delay times until the bus is stable. this is the propagation delay time. to avoid sampling at an incorrect position, it is necessary to include an additional synchronization buffer on both sides of the sample point. the main reasons for incorrect sampling are: C incorrect synchronization due to spikes on the bus-line C slight variations in the oscillator frequency of each can-controller in the network, which results in a phase error. time segment 1 consists of the segment for compensation of propagation delays and the synchronization buffer segment directly before the sample point (see fig.18).
1996 jun 27 53 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5.19.3 time segment 2 (tseg2) this time segment provides: additional time at the sample point for calculation of the subsequent bit levels (e.g. arbitration) synchronization buffer segment directly after the sample point. tseg2 is programmable from 1 to 8 system clock cycles (see section 13.5.10). 13.5.19.4 synchronisation jump width (sjw) sjw defines the maximum number of clock cycles (t scl ) a period may be reduced or increased by one resynchronization. sjw is programmable from 1 to 4 system clock cycles, see section 13.5.2. 13.5.19.5 propagation delay time (t prop ) the propagation delay time is: t prop is rounded up to the nearest multiple of t scl . 13.5.19.6 bit timing restrictions restrictions on the configuration of the bit timing are based on internal processing. the restrictions are: t tseg2 3 2t scl t tseg2 3 t sjw t tseg1 3 t seg2 t tseg1 3 t sjw + t prop . the three sample mode (sam = high) has the effect of introducing a delay of one system clock cycle on the bus-line. this must be taken into account for the correct calculation of tseg1 and tseg2: t tseg1 3 t sjw + t prop + 2t scl t tseg2 3 3t scl . 13.5.20 s ynchronization synchronization is performed by a state machine which compares the incoming edge with its actual bit timing and adapts the bit timing by hard synchronization or resynchronization. t prop 2 physical bus delay input comparator delay output driver delay + + ( ) . = this type of synchronization occurs only at the beginning of a message. the can-controller synchronizes on the first incoming recessive-to-dominant edge of a message (being the leading edge of a message's start-of-frame bit; see section 13.6.2. resynchronization occurs during the transmission of a message's bit stream to compensate for: variations in individual can-controller oscillator frequencies changes introduced by switching from one transmitter to another (e.g. during arbitration). as a result of resynchronization either t tseg1 may be increased by up to a maximum of t sjw or t tseg2 may be decreased by up to a maximum of t sjw : t tseg1 t scl [(tseg1 + 1) + (sjw + 1)] t tseg2 3 t scl [(tseg2 + 1) - (sjw + 1)]. tseg1, tseg2 and sjw are the programmed numerical values. the phase error (e) of an edge is given by the position of the edge relative to syncseg, measured in system clock cycles (t scl ). the value of the phase error is defined as: e = 0, if the edge occurs within syncseg e > 0, if the edge occurs within tseg1 e < 0, if the edge occurs within tseg2. the effect of resynchronization is: the same as that of a hard synchronization, if the magnitude of the phase error (e) is less or equal to the programmed value of t sjw to increase a bit period by the amount of t sjw , if the phase error is positive and the magnitude of the phase error is larger than t sjw to decrease a bit period by the amount of t sjw , if the phase error is negative and the magnitude of the phase error is larger than t sjw .
1996 jun 27 54 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.5.20.1 synchronization rules the synchronization rules are as follows: only one synchronization within one bit time is used. an edge is used for synchronization only if the value detected at the previous sample point differs from the bus value immediately after the edge. hard synchronization is performed whenever there is a recessive-to-dominant edge during bus-idle (see section 13.6.6). all other edges (recessive-to-dominant and optionally dominant-to recessive edges if the sync bit is set high (see section 13.5.3) which are candidates for resynchronization will be used with the following exception: C a transmitting can-controller will not perform a resynchronization as a result of a recessive-to-dominant edge with positive phase error, if only these edges are used for resynchronization. this ensures that the delay times of the output driver and input comparator do not cause a permanent increase in the bit time. 13.6 can 2.0a protocol description 13.6.1 f rame types the p8xc592's can-controller supports the four different can-protocol frame types for communication: data frame, to transfer data remote frame, request for data error frame, globally signal a (locally) detected error condition overload frame, to extend delay time of subsequent frames (an overload frame is not initiated by the p8xc592 can-controller). 13.6.1.1 bit representation there are two logical bit representations used in the can-protocol: a recessive bit on the bus-line appears only if all connected can-controllers send a recessive bit at that moment. dominant bits always overwrite recessive bits i.e. the resulting bit level on the bus-line is dominant. 13.6.2 d ata f rame a data frame carries data from a transmitting can-controller to one or more receiving ones. a data frame is composed of seven different bit-fields: start-of-frame arbitration field control field data field (may have a length of zero) crc field (crc = cyclic redundancy code) acknowledge field end-of-frame. 13.6.2.1 start-of-frame bit signals the start of a data frame or remote frame. it consists of a single dominant bit use for hard synchronization of a can-controller in receive mode. 13.6.2.2 arbitration field consists of the message identifier and the rtr bit. in the case of simultaneous message transmissions by two or more can-controllers the bus access conflict is solved by bit-wise arbitration, which is active during the transmission of the arbitration field. 13.6.2.3 identi?er this 11-bit field is used to provide information about the message, as well as the bus access priority. it is transmitted in the order id.10 to id.0 (lsb). the situation that the seven most significant bits (id.10 to id.4) are all recessive must not occur. an identifier does not define which particular can-controller will receive the frame because a can based communication network does not differentiate between a point-to-point, multicast or broadcast communication.
1996 jun 27 55 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.6.2.4 rtr bit a can-controller, acting as a receiver for certain information may initiate the transmission of the respective data by transmitting a remote frame to the network, addressing the data source via the identifier and setting the rtr bit high (remote; recessive bus level). if the data source simultaneously transmits a data frame containing the requested data, it uses the same identifier. no bus access conflict occurs due to the rtr bit being set low (data; dominant bus level) in the data frame. 13.6.2.5 control field this field consists of six bits. it includes two reserved bits (for future expansions of the can-protocol), transmitted with a dominant bus level, and is followed by the data length code (4 bits). the number of bytes (destuffed; number of data bytes to be transmitted/received) in the data field is indicated by the data length code. admissible values of the data length code, and hence the number of bytes in the (destuffed) data field, are {0, 1, ...., 8}. a logic 0 (logic 1) in the data length code is transmitted as dominant (recessive) bus level, respectively. 13.6.2.6 data field the data, stored within the data field of the transmit buffer, are transmitted according to the data length code. conversely, data of a received data frame will be stored in the data field of a receive buffer. the data field can contain from 0 up to 8 bytes. the most significant bit of the first data byte (lowest address) is transmitted/received first. 13.6.2.7 cyclic redundancy code field (crc) the crc field consists of the crc sequence (15 bits) and the crc delimiter (1 recessive bit). the cyclic redundancy code (crc) encloses the destuffed bit stream of the start-of-frame, arbitration field, data field and crc sequence. the most significant bit of the crc sequence is transmitted/received first. this frame check sequence, implemented in the can-controller is derived from a cyclic redundancy code best suited for frames with a total bit count of less than 127 bits, see section 13.6.8.3. with start-of-frame (dominant bit) included in the code word, any rotation of the code word can be detected by the absence of the crc delimiter (recessive bit). 13.6.2.8 acknowledge field (ack) the acknowledge field consists of two bits, the acknowledge slot and the acknowledge delimiter, which are transmitted with a recessive level by the transmitter of the data frame. all can-controllers having received the matching crc sequence, report this by overwriting the transmitter's recessive bit in the acknowledge slot with a dominant bit. thereby a transmitter, still monitoring the bus level recognizes that at least one receiver within the network has received a complete and correct message (i.e. no error was found). the acknowledge delimiter (recessive bit) is the second bit of the acknowledge field. as a result, the acknowledge slot is surrounded by two recessive bits: the crc delimiter and the acknowledge delimiter. all nodes within a can network may use all the information coming to the network by all can-controllers (shared memory concept). therefore, acknowledgement and error handling are defined to provide all information in a consistent way throughout this shared memory. hence, there is no reason to discriminate different receivers of a message in the acknowledge field. if a node is disconnected from the network due to bus failure, this particular node is no longer part of the shared memory. to identify a lost node additional and application specific precautions are required. 13.6.2.9 end-of-frame each data frame or remote frame is delimited by the end-of-frame bit sequence which consists of seven recessive bits (exceeds the bit stuff width by two bits). using this method a receiver detects the end of a frame independent of a previous transmission error because the receiver expects all bits up to the end of the crc sequence to be coded by the method of bit-stuffing, see section 13.6.7.3. the bit-stuffing logic is deactivated during the end-of-frame sequence.
1996 jun 27 56 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 handbook, full pagewidth mga164 inter-frame space start - of- frame arbitration field: identifier rtr bit control field: reserved bits data length code data field: 0 to 8 bytes acknowledge field: ack slot ack delimiter crc field: crc sequence crc delimiter data frame end - of - frame inter-frame space or overload frame recessive level dominant level fig.19 data frame.
1996 jun 27 57 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.6.3 r emote f rame a can-controller acting as a receiver for certain information may initiate the transmission of the respective data by transmitting a remote frame to the network, addressing the data source via the identifier and setting the rtr bit high (remote; recessive bus level). the remote frame is similar to the data frame with the following exceptions: rtr bit is set high data length code is ignored no data field contained. note that the value of the data length code should be the one of the corresponding data frame, although it is ignored for a remote frame. a remote frame is composed of six different bit fields: start-of-frame arbitration field control field crc field acknowledge field end-of-frame. see section 13.6.2 for more detailed explanation of the remote frame bit fields. 13.6.4 e rror f rame the error frame consists of two different fields: the first field, accomplished by the superimposing of error flags contributed from different can-controllers the second field is the error delimiter. 13.6.4.1 error flag there are two forms of an error flag: active error flag, consists of six consecutive dominant bits. passive error flag, consists of six consecutive recessive bits unless it is overwritten by dominant bits from other can-controllers. an error-active can-controller (see section 13.6.9) detecting an error condition signals this by transmission of an active error flag. this error flag's form violates the bit-stuffing rule (see section 13.6.7) applied to all fields, from start-of-frame to crc delimiter, or destroys the fixed form of the fields acknowledge field or end-of-frame (see fig.20). consequently, all other can-controllers detect an error condition and start transmission of an error flag. therefore the sequence of dominant bits, which can be monitored on the bus, results from a superposition of different error flags transmitted by individual can-controllers. the total length of this sequence varies between six (minimum) and twelve (maximum) bits. an error-passive can-controller (see section 13.6.9) detecting an error condition tries to signal this by transmission of a passive error flag. the error-passive can-controller waits for six consecutive bits with identical polarity, beginning at the start of the passive error flag. the passive error flag is complete when these six identical bits have been detected. 13.6.4.2 error delimiter the error delimiter consists of eight recessive bits and has the same format as the overload delimiter. after transmission of an error flag, each can-controller monitors the bus-line until it detects a transition from a dominant-to-recessive bit level. at this point in time, every can-controller has finished sending its error flag and has additionally sent the first out of the 8 recessive bits of the error delimiter. afterwards all can-controllers transmit the remaining recessive bits. after this event and an intermission field all error-active can-controllers within the network can start a transmission simultaneously. if a detected error is signalled during transmission of a data frame or remote frame, the current message is spoiled and a retransmission of the message is initiated. if a can-controller monitors any deviation of the error frame, a new error frame will be transmitted. several consecutive error frames may result in the can-controller becoming error-passive and leaving the network unblocked. in order to terminate an error flag correctly, an error-passive can-controller requires the bus to be bus-idle (see section 13.6.6) for at least three bit periods (if there is a local error at an error-passive-receiver). therefore a can-bus should not be 100% permanently loaded.
1996 jun 27 58 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 fig.20 error frame. handbook, full pagewidth mga165 data frame error frame inter-frame space or overload frame error delimiter superimposing of error flags 1 error flag 13.6.5 o verload f rame the overload frame consists of two fields: the overload flag the overload delimiter. the transmission of an overload frame may only start: condition 1; during the first bit period of an expected intermission field. condition 2; one bit period after detecting the dominant bit during intermission field. the p8xc592's on-chip can-controller will never initiate transmission of a condition 1 overload frame and will only react on a transmitted condition 2 overload frame, according to the can-protocol. no more than two overload frames are generated to delay a data frame or a remote frame. although the overall form of the overload frame corresponds to that of the error frame, an overload frame does not initiate or require the retransmission of the preceding frame. 13.6.5.1 overload flag the overload flag consists of six dominant bits and has a similar format to the error flag. there are two conditions in the can-protocol which lead to the transmission of an overload flag: condition 1; receiver circuitry requires more time to process the current data before receiving the next frame (receiver not ready). condition 2; detection of a dominant bit during intermission field (see section 13.6.6). the overload flag's form corrupts the fixed form of the intermission field. all other can-controllers detecting the overload condition also transmit an overload flag (condition 2).
1996 jun 27 59 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.6.5.2 overload delimiter the overload delimiter consists of eight recessive bits and takes the same form as the error delimiter. after transmission of an overload flag, each can-controller monitors the bus-line until it detects a transition from a dominant-to-recessive bit level. at this point in time, every can-controller has finished sending its overload flag and all can-controllers start simultaneously transmitting seven more recessive bits. 13.6.6 i nter -f rame s pace data frames and remote frames are separated from preceding frames (all types) by an inter-frame space, consisting of an intermission field and a bus-idle. error-passive can-controllers also send a suspend transmission (see section 13.6.9) after transmission of a message. overload frames and error frames are not preceded by an inter-frame space. 13.6.6.1 intermission field the intermission field consists of three recessive bits. during an intermission period, no frame transmissions will be started by the p8xc592's on-chip can-controller. an intermission is required to have a fixed time period to allow a can-controller to execute internal processes prior to the next receive or transmit task. 13.6.6.2 bus-idle the bus-idle time may be of arbitrary length (min. 0 bit). the bus is recognized to be free and a can-controller having information to transmit may access the bus. the detection of a dominant bit level during bus-idle on the bus is interpreted as the start-of-frame. 13.6.7 b us organization bus organization is based on five basic rules described in the following subsections. 13.6.7.1 bus access can-controllers only start transmission during the bus-idle state. all can-controllers synchronize on the leading edge of the start-of-frame (hard synchronization). 13.6.7.2 bus arbitration if two or more can-controllers simultaneously start transmitting, the bus access conflict is solved by a bit-wise arbitration process during transmission of the arbitration field. during arbitration every transmitting can-controller compares its transmitted bit level with the monitored bus level. any can-controller which transmits a recessive bit and monitors a dominant bus level immediately becomes the receiver of the higher-priority message on the bus without corrupting any information on the bus. each message contains an unique identifier and a rtr bit describing the type of data within the message. the identifier together with the rtr bit implicitly define the message's bus access priority. during arbitration the most significant bit of the identifier is transmitted first and the rtr bit last. the message with the lowest binary value of the identifier and rtr bit has the highest priority. a data frame has higher priority than a remote frame due to its rtr bit having a dominant level. for every data frame there is an unique transmitter. for reasons of compatibility with other can-bus controllers, use of the identifier bit pattern id = 1111111xxxxb (x being bits of arbitrary level) is forbidden. the number of available different identifiers: 13.6.7.3 coding/decoding the following bit fields are coded using the bit-stuffing technique: start-of-frame arbitration field control field data field crc sequence. when a transmitting can-controller detects five consecutive bits of identical polarity to be transmitted, a complementary (stuff) bit is inserted into the transmitted bit-stream. when a receiving can-controller has monitored five consecutive bits with identical polarity in the received bit streams of the above described bit fields, it automatically deletes the next received (stuff) bit. the level of the deleted stuff bit has to be the complement of the previous bits; otherwise a stuff error will be detected and signalled (see section 13.6.8). the remaining bit fields or frames are of fixed form and are not coded or decoded by the method of bit-stuffing. the bit-stream in a message is coded according to the non-return-to-zero (nrz) method, i.e. during a bit period, the bit level is held constant, either recessive or dominant. 2 11 2 4 C () 2032. =
1996 jun 27 60 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.6.7.4 error signalling a can-controller which detects an error condition, transmits an error flag. whenever a bit error, stuff error, form error or an acknowledgement error is detected, transmission of an error flag is started at the next bit. whenever a crc error is detected, transmission of an error flag starts at the bit following the acknowledge delimiter, unless an error flag for another error condition has already started. an error flag violates the bit-stuffing law or corrupts the fixed form bit fields. a violation of the bit-stuffing law affects any can-controller which detects the error condition. these devices will also transmit an error flag. an error-passive can-controller (see section 13.6.9) which detects an error condition, transmits a passive error flag. a passive error flag is not able to interrupt a current message at different can-controllers but this type of error flag may be ignored (overwritten) by other can-controllers. after having detected an error condition, an error-passive can-controller will wait for six consecutive bits with identical polarity and when monitoring them, interpret them as an error flag. after transmission of an error flag, each can-controller monitors the bus-line until it detects a transition from a dominant-to-recessive bit level. at this point in time, every can-controller has finished transmitting its error flag and all can-controllers start transmitting seven additional recessive bits (error delimiter, see section 13.6.4). the message format of a data frame or remote frame is defined in such a way that all detectable errors can be signalled within the message transmission time and therefore it is very simple for the can-controllers to associate an error frame to the corresponding message and to initiate retransmission of the corrupted message. if a can-controller monitors any deviation of the fixed form of an error frame, it transmits a new error frame. 13.6.7.5 overload signalling some can-controllers (but not the one on-chip of the p8xc592) require to delay the transmission of the next data frame or remote frame by transmitting one or more overload frames. the transmission of an overload frame must start during the first bit of an expected intermission field. transmission of overload frames which are reactions on a dominant bit during an expected intermission field, start one bit after this event. though the format of overload frame and error frame are identical, they are treated differently. transmission of an overload frame during intermission field does not initiate the retransmission of any previous data frame or remote frame. if a can-controller which transmitted an overload frame monitors any deviation of its fixed form, it transmits an error frame. 13.6.8 e rror d etection the processes described in sections 13.6.8.1 to 13.6.10.3 are implemented in the p8xc592's on-chip can-controller for error detection. 13.6.8.1 bit error a transmitting can-controller monitors the bus on a bit-by-bit basis. if the bit level monitored is different from the transmitted one, a bit error is signalled. the exceptions being: during the arbitration field, a recessive bit can be overwritten by a dominant bit. in this case, the can-controller interprets this as a loss of arbitration. during the acknowledge slot, only the receiving can-controllers are able to recognize a bit error. 13.6.8.2 stuff error the following bit fields are coded using the bit-stuffing technique: start-of-frame arbitration field control field data field crc sequence. there are two possible ways of generating a stuff error: a disturbance generates more than the allowed five consecutive bits with identical polarity. these errors are detected by all can-controllers. a disturbance falsifies one or more of the five bits preceding the stuff bit. this error situation is not recognized as a stuff error by the receivers. therefore, other error detection processes may detect this error condition such as: C crc check, format violation at the receiving can-controllers, or C bit error detection by the transmitting can-controller.
1996 jun 27 61 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.6.8.3 crc error to ensure the validity of a transmitted message all receivers perform a crc check. therefore, in addition to the (destuffed) information digits (start-of-frame up to data field), every message includes some control digits (crc sequence; generated by the transmitting can-controller of the respective message) used for error detection. the code used by all can-controllers is a (shortened) bch code, extended by a parity check and has the following attributes: 127 bits as maximum length of the code. 112 bits as maximum number of information digits (max. 83 bits are used by the can-controller). length of the crc sequence amounts to 15 bits. hamming distance d = 6. as a result, (d - 1) random errors are detectable (some exceptions exist). the crc sequence is determined (calculated) by the following procedure: 1. the destuffed bit stream consisting of start-of-frame up to the data field (if present) is interpreted as polynomial with coefficients 0 or 1. 2. this polynomial is divided (modulo-2) by the following generator polynomial, which includes a parity check: (x + 1) = 1100010110011001 b. 3. the remainder of this polynomial division is the crc sequence. burst errors are detected up to a length of 15 [ degree of f(x) ] . multiple errors (number of disturbed bits at least d = 6) are not detected with a residual error probability of by crc check only. 13.6.8.4 form error form errors result from violations of the fixed form of the following bit fields: crc delimiter acknowledge delimiter end-of-frame error delimiter overload delimiter. during the transmission of these bit fields an error condition is recognized if a dominant bit level instead of a recessive one is detected. fx () x 14 x 9 x 8 x 6 x 5 x 4 x 2 x1 ++++++++ () = 2 15 C 310 5 C () 13.6.8.5 acknowledgement error this is detected by a transmitter whenever it does not monitor a dominant bit during the acknowledge slot. 13.6.8.6 error detection by an error flag from another can-controller the detection of an error is signalled by transmitting an error flag. an active error flag causes a stuff error, a bit error or a form error at all other can-controllers. 13.6.8.7 error detection capabilities errors which occur at all can-controllers (global errors) are 100% detected. for local errors, i.e. for errors occurring at some can-controllers only, the shortened bch code, extended by a parity check, has the following error detection capabilities: up to five single bit errors are 100% detected, even if they are distributed randomly within the code. all single bit errors are detected if their total number (within the code) is odd. the residual error probability of the crc check amounts to (3 10 - 5 ). as an error may be detected not only by crc check but also by other detection processes described above the residual error probability is several magnitudes less than (3 10 - 5 ). 13.6.9 e rror confinement definitions 13.6.9.1 bus-off a can-controller which has too many unsuccessful transmissions, relative to the number of successful transmissions, will enter the bus-off state. it remains in this state, neither receiving nor transmitting messages until the reset request bit is set low (absent) and both error counters set to 0 (see section 13.6.10). 13.6.9.2 acknowledge a can-controller which has received a valid message correctly, indicates this to the transmitter by transmitting a dominant bit level on the bus during the acknowledge slot, independent of accepting or rejecting the message. 13.6.9.3 error-active an error-active can-controller in its normal operating state is able to receive and to transmit normally and also to transmit an active error flag (see section 13.6.10).
1996 jun 27 62 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 13.6.9.4 error-passive an error-passive can-controller may transmit or receive messages normally. in the case of a detected error condition it transmits a passive error flag instead of an active error flag. hence the influence on bus activities by an error-active can-controller (e.g. due to a malfunction) is reduced. 13.6.9.5 suspend transmission after an error-passive can-controller has transmitted a message, it sends eight recessive bits after the intermission field and then checks for bus-idle. if during suspend transmission another can-controller starts transmitting a message the suspended can-controller will become the receiver of this message; otherwise being in bus-idle it may start to transmit a further message. 13.6.9.6 start-up a can-controller which either was switched off or in the bus-off state, must run a start-up routine in order to: synchronize with other available can-controllers before starting to transmit. synchronization is achieved, when 11 recessive bits, equivalent to acknowledge delimiter, end-of-frame and intermission field, have been detected (bus-free). wait for other can-controllers without passing into the bus-off state (due to a missing acknowledge), if there is no other can-controller currently available. 13.6.10 a ims of error confinement 13.6.10.1 distinction of short and long disturbances the cpu must be informed when there are long disturbances and when bus activities have returned to normal operation. during long disturbances, a can-controller enters the bus-off state and the cpu may use default values. minor disturbances of bus activities will not effect a can-controller. in particular, a can-controller does not enter the bus-off state or inform the cpu of a short bus disturbance. 13.6.10.2 detection and localization of hardware disturbances and defects the rules for error confinement are defined by the can-protocol specification (and implemented in the p8xc592's on-chip can-controller), in such a way that the can-controller, being nearest to the error-locus, reacts with a high probability the quickest (i.e. becomes error-passive or bus-off). hence errors can be localized and their influence on normal bus activities is minimized. 13.6.10.3 error con?nement all can-controllers contain a transmit error counter and a receive error counter, which registers errors during the transmission and the reception of messages, respectively. if a message is transmitted or received correctly, the count is decreased. in the event of an error, the count is increased. the error counters have an non-proportional method of counting: an error causes a larger counter increase than a correctly transmitted/received message causes the count to decrease. over a period of time this may result in an increase in error counts, even if there are fewer corrupted messages than uncorrupted ones. the level of the error counters reflect the relative frequency of disturbances. the ratio of increase/decrease depends on the acceptable ratio of invalid/valid messages on the bus and is hardware implemented to eight. if one of the error counters exceeds the warning limit of 96 error points, indicating a significant accumulation of error conditions, this is signalled by the can-controller (error status, error interrupt). a can-controller operates in the error-active mode until it exceeds 127 error points on one of its error counters. at this value it will enter the error-passive state. a transmit error which exceeds 255 error points results in the can-controller entering the bus-off state.
1996 jun 27 63 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 14 interrupt system external events and the real-time-driven on-chip peripherals require service by the cpu asynchronous to the execution of any particular section of code. to tie the asynchronous activities of these functions to normal program execution a multiple-source, two-priority-level, nested interrupt system is provided. interrupt response latency is from 2.25 m sto7.5 m s when using a 16 mhz crystal. the latency time strongly depends on the sequence of instructions executed directly after an interrupt request. during a can-dma transfer the interrupt system is disabled (see section 13.5.17). the p8xc592 acknowledges interrupt requests from fifteen sources as follows: int0 and int1: externally via pins 27 and 28 respectively timer 0 and timer 1: from the two internal counters C if the capture function remains unused and the capture register contents are don't care then the corresponding input pins ctni, with n = 0 ... 3, may be used as positive and/or negative edge triggered external interrupts int2 to int5. but note that they can not terminate the idle mode because the timer 2 is switched off then timer t2, 8 separate interrupts: C 4 capture interrupts C 3 compare interrupts C an overflow interrupt adc end-of-conversion interrupt can-controller interrupt uart serial i/o port interrupt. each interrupt vectors to a separate location in program memory for its service program. each source can be individually enabled or disabled by a corresponding bit in the ien0 or ien1 register, moreover each interrupt may be programmed to a high or low priority level using a corresponding bit in the ip0 or ip1 register. also all enabled sources can be globally disabled or enabled. both external interrupts can be programmed to be level-activated or transition-activated, and an active low level allows wire-oring of several interrupt sources to the input pin.
1996 jun 27 64 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 fig.21 interrupt system. handbook, full pagewidth interrupt sources source enable global enable interrupt enable registers a1 a2 b1 b2 c1 c2 d1 d2 e1 e2 f1 f2 g1 g2 h1 h2 i1 i2 j1 j2 k1 k2 l1 l2 m1 m2 n1 n2 o1 o2 interrupt priority registers a1 source identification vector b1 c1 d1 e1 f1 g1 h1 i1 j1 k1 l1 m1 n1 o1 high priority interrupt request mga166 a2 source identification vector b2 c2 d2 e2 f2 g2 h2 i2 j2 k2 l2 m2 n2 o2 low priority interrupt request polling hardware ct3i ct2i ct1i ct0i int0 int1 external interrupt request 0 can serial port 1 adc timer 0 overflow timer 2 capture 0 timer 2 compare 0 external interrupt request 1 timer 2 capture 1 timer 2 compare 1 timer 1 overflow timer 2 capture 2 timer 2 compare 2 uart serial port 0 timer 2 capture 3 timer t2 overflow t r
1996 jun 27 65 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 14.1 interrupt enable and priority registers 14.1.1 i nterrupt e nable register 0 (ien0) table 71 interrupt enable register 0 (address a8h) table 72 description of the ien0 bits 14.1.2 i nterrupt e nable register 1 (ien1) table 73 interrupt enable register 0 (address e8h) table 74 description of the ien1 bits logic 0 = interrupt disabled; logic 1 = interrupt enabled. 76543210 ea ead es1 es0 et1 ex1 et0 ex0 bit symbol function 7ea general enable/disable control . if bit ea is: low, then no interrupt is enabled. high, then any individually enabled interrupt will be accepted. 6 ead enable adc interrupt. 5 es1 enable sio1 (can) interrupt. 4 es0 enable sio0 (uart) interrupt. 3 et1 enable timer 1 interrupt. 2 ex1 enable external 1 interrupt. 1 et0 enable timer 0 interrupt. 0 ex0 enable external 0 interrupt. 76543210 et2 ecm2 ecm1 ecm0 ect3 ect2 ect1 ect0 bit symbol function 7 et2 enable t2 over?ow interrupt(s). 6 ecm2 enable t2 comparator 2 interrupt. 5 ecm1 enable t2 comparator 1 interrupt. 4 ecm0 enable t2 comparator 0 interrupt. 3 ect3 enable t2 capture register 3 interrupt. 2 ect1 enable t2 capture register 2 interrupt. 1 ect1 enable t2 capture register 1 interrupt. 0 ect0 enable t2 capture register 0 interrupt.
1996 jun 27 66 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 14.1.3 i nterrupt p riority register 0 (ip0) table 75 interrupt priority register 0 (address b8h) table 76 description of the ip0 bits 14.1.4 i nterrupt p riority register 1 (ip1) table 77 interrupt priority register 1 (address f8h) table 78 description of the ip1 bits logic 0 = low priority; logic 1 = high priority. 76543210 - pad ps1 ps0 pt1 px1 pt0 px0 bit symbol function 7 - not used. 6 pad adc interrupt priority level. 5 ps1 sio1 (can) interrupt priority level. 4 ps0 sio0 (uart) interrupt priority level. 3 pt1 timer 1 interrupt priority level. 2 px1 external interrupt 1 priority level. 1 pt0 timer 0 interrupt priority level. 0 px0 external interrupt 0 priority level. 76543210 pt2 pcm2 pcm1 pcm0 pct3 pct2 pct1 pct0 bit symbol function 7 pt2 t2 over?ow interrupt(s) priority level. 6 pcm2 t2 comparator 2 priority interrupt level. 5 pcm1 t2 comparator 1 priority interrupt level. 4 pcm0 t2 comparator 0 priority interrupt level. 3 pct3 t2 capture register 3 priority interrupt level. 2 pct2 t2 capture register 2 priority interrupt level. 1 pct1 t2 capture register 1 priority interrupt level. 0 pct0 t2 capture register 0 priority interrupt level.
1996 jun 27 67 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 14.2 interrupt vectors the vector indicates the program memory location where the appropriate interrupt service routine starts (see table 79). table 79 interrupt vectors source bit vector external 0 x0 0003h timer 0 over?ow t0 000bh external 1 x1 0013h timer 1 over?ow t1 001bh serial i/o 0 (uart) s0 0023h serial i/o 1 (can) s1 002bh t2 capture 0 ct0 0033h t2 capture 1 ct1 003bh t2 capture 2 ct2 0043h t2 capture 3 ct3 004bh adc completion adc 0053h t2 compare 0 cm0 005bh t2 compare 1 cm1 0063h t2 compare 2 cm2 006bh t2 over?ow t2 0073h 14.3 interrupt priority each interrupt source can be either high priority or low priority. if both priorities are requested simultaneously, the processor will branch to the high priority vector. if there are simultaneous requests from sources of the same priority, then interrupts will be serviced in the following order: x0, s1, adc, t0, ct0, cm0, x1, ct1, cm1, t1, ct2, cm2, s0, ct3, t2. a low priority interrupt routine can only be interrupted by a high priority interrupt. a high priority interrupt routine can not be interrupted. 15 power reduction modes the p8xc592 has three software-selectable modes to reduce power consumption. these are: sleep mode, affecting the can-controller only idle mode, affecting the C cpu (halted) C timer 2 (stopped and reset) C pwm0, pwm1 (reset, output = high) C adc (aborted if in progress) power-down mode, affecting the whole p8xc592 device. handbook, full pagewidth mga167 oscillator clock generator interrupts serial ports timer blocks cpu t2 pwm adc idl pd xtal1 xtal2 can sleep fig.22 internal sleep, idle and power-down clock configuration.
1996 jun 27 68 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 15.1 power control register (pcon) table 80 power control register (address 87h) table 81 description of the pcon bits note 1. if pd and idl are set to high at the same time, pd takes precedence. the reset value of pcon is 0xx00000b. 76543210 smod -- wle gf1 gf0 pd idl bit symbol function 7 smod double baud rate bit . when set to logic 1 the baud rate is doubled when the serial port sio0 is being used in modes 1, 2 and 3. 6 - reserved. 5 - 4 wle watchdog load enable . this ?ag must be set by software prior to loading t3 (watchdog timer). it is cleared when t3 is loaded. 3 gf1 general purpose ?ag bits. 2 gf0 1pd power-down bit . setting this bit activates power-down mode (note 1). it can only be set if input ew is high. 0 idl idle mode bit . setting this bit activates the idle mode (note 1). 15.2 can sleep mode in order to reduce power consumption of the p8xc592 the can-controller may be switched off (disconnecting the internal clock) by setting the can command register bit 4 (sleep) high. the can-controller leaves this sleep mode by detecting either activity on the can-bus (dominant bit-level on crx0/crx1; see chapter 5, table 1) or by setting the sleep bit to low. as the cpu can not only write to the sleep bit, but can also read it, the can-controller status can be determined directly. 15.3 idle mode the instruction that sets bit pcon.0 to high is the last one executed in the normal operating mode before idle mode is activated. once in the idle mode, the cpu status is preserved in its entirety: the stack pointer, program counter, program status word, accumulator, ram and all other registers maintain their data during idle mode. the status of the external pins during idle mode is shown in see table 82. there are three ways to terminate the idle mode: activation of any enabled interrupt will cause pcon.0 to be cleared by hardware, provided that the interrupt source is active during idle mode. after the interrupt is serviced, the program continues with the instruction immediately after the one, at which the interrupt request was detected. the flag bits gf0 and gf1 may be used to determine whether the interrupt was received during normal execution or during the idle mode. for example, the instruction that writes to pcon.0 can also set or clear one or both flag bits. when idle mode is terminated by an interrupt, the service routine can examine the status of the flag bits. another way of terminating the idle mode is an external hardware reset. since the oscillator is still running, the reset signal is required to be active only for two machine cycles (24 oscillator periods) to complete the reset operation. the third way is the internally generated watchdog reset after an overflow of timer 3.
1996 jun 27 69 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 15.4 power-down mode the instruction that sets bit pcon.1 to high, is the last one executed before entering the power-down mode. in power-down mode the oscillator of the p8xc592 is stopped. if the can-controller is in use, it is recommended to set it into sleep mode before entering power-down mode. however, setting pcon.1 to high also sets the sleep bit (can-controller command register bit 4) to high. the p8xc592 leaves power-down mode either by a hardware reset or by a can wake-up interrupt (due to activity on the can-bus), if the sio1 (can) interrupt source is enabled (contents of register ien0 = 1x1xxxxxb). a hardware reset affects the whole p8xc592, but leaves the contents of the on-chip ram unchanged (can-controller-and cpu's sfrs are reset, see section 13.5.2, chapter 17 and table 40). a can wake-up interrupt during power-down mode causes a reset output pulse with a width of 6144 machine cycles (4.6 ms with f clk = 16 mhz). all hardware except that for the can-controller of the p8xc592 is reset (i.e. the contents of all can-controller registers are preserved). a capacitance connected to the rst pin can be used to lengthen the internally generated reset pulse. if the pulse exceeds 8192 machine cycles, the can-controller part is reset too. table 82 status of external pins during idle and power-down modes note 1. if the port pins p1.6 and p1.7 are used as the can transmitter outputs (ctx0 and ctx1), then during sleep and power-down mode these pins output a recessive level (see sections 13.5.2 and 13.5.11). mode program ale psen port0 port1 (1) port2 port3 port4 pwm0/ pwm1 idle internal 1 1 port data port data port data port data port data 1 external 1 1 ?oating port data address port data port data 1 power-down internal 0 0 port data port data port data port data port data 1 external 0 0 ?oating port data port data port data port data 1
1996 jun 27 70 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 16 oscillator circuitry the oscillator circuitry of the p8xc592 is a single-stage inverting amplifier in a pierce oscillator configuration. the circuitry between xtal1 and xtal2 is basically an inverter biased to the transfer point. either a crystal or ceramic resonator can be used as the feedback element to complete the oscillator circuitry. both are operated in parallel resonance. xtal1 (pin 34) is the high gain amplifier input, and xtal2 (pin 33) is the output (see fig.23). if xtal1 is driven from an external source, xtal2 must be left open (see fig.24). fig.23 p8xc592 oscillator circuit. handbook, halfpage c1 xtal1 xtal2 20 pf c2 mla888 20 pf 34 33 fig.24 driving p8xc592 from an external source. handbook, halfpage xtal1 xtal2 mla889 external clock (not ttl compatible) not connected 34 33 17 reset circuitry the reset pin rst is connected to a schmitt trigger for noise rejection (see fig.25). a reset is accomplished by holding the rst pin high for at least two machine cycles (24 oscillator periods). the cpu responds by executing an internal reset. during reset ale and psen output a high level. in order to perform a correct reset, this level must not be affected by external elements. also with the p8xc592, the rst line can be pulled high internally by a pull-up transistor activated by the watchdog timer t3. the length of the output pulse from t3 is 3 machine cycles. a pulse of such short duration is necessary in order to recover from a processor or system fault as fast as possible. during power-down a reset could be generated internally via the can wake-up interrupt. then the rst pin is pulled high for 6144 machine cycles. in this case the can-controller is not reset. if the watchdog timer or the can wake-up interrupt is used to reset external devices, the usual capacitor arrangement for power-on-reset (see fig.26) should not be used. however, the internal reset is forced, independent of the external level on the rst pin. the main ram and auxiliary ram are not affected. when v dd is turned on, the ram content is indeterminate. a reset leaves the internal registers as shown in table 83. handbook, halfpage mga170 - 1 overflow timer t3 v dd rst on-chip rst r wake-up reset can cpu fig.25 on-chip reset configuration.
1996 jun 27 71 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 table 83 internal registers' contents after a reset x = unde?ned state. register 7 6 5 4 3 2 1 0 cpu part acc 00000000 adc0 x x 0 0 0 0 0 0 adch x x x x x x x x b 00000000 cml0 to cml2 0 0 0 0 0 0 0 0 cmh0 to cmh2 0 0 0 0 0 0 0 0 ctcon 0 0 0 0 0 0 0 0 ctl0 to ctl3 x x x x x x x x cth0 to cth3 x x x x x x x x dpl 00000000 dph 00000000 ien0 0 0 0 0 0 0 0 0 ien1 0 0 0 0 0 0 0 0 ip0 x0000000 ip1 00000000 pch 00000000 pcl 00000000 pcon 0 x x 0 0 0 0 0 psw 00000000 pwm0 0 0 0 0 0 0 0 0 pcwm1 0 0 0 0 0 0 0 0 pcwmp 0 0 0 0 0 0 0 0 p0top4 11111111 p5 xxxxxxxx rte 00000000 s0buf x x x x x x x x s0con 0 0 0 0 0 0 0 0 cansta 0 0 0 0 1 1 0 0 cancon x x x 0 0 0 0 0 candat x x x x x x x x canadr 0 x 1 0 0 1 0 0 sp 00000111 ste 11000000 tcon 0 0 0 0 0 0 0 0 th0, th1 0 0 0 0 0 0 0 0 tmh2 0 0 0 0 0 0 0 0 tl0, tl1 0 0 0 0 0 0 0 0 tml2 0 0 0 0 0 0 0 0 tmod 0 0 0 0 0 0 0 0 tm2con 0 0 0 0 0 0 0 0 tm2ir 0 0 0 0 0 0 0 0 t3 00000000 can part cr 0x1xxxx1 cmr 11x0xxxx sr 00001100 ir xxx00000 acr xxxxxxxx amr xxxxxxxx btr0 x x x x x x x x btr1 x x x x x x x x ocr xxxxxxxx tr xxxxxxxx txb 10 to 19 x x x x x x x x rxb 20 to 29 x x x x x x x x register 7 6 5 4 3 2 1 0
1996 jun 27 72 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 17.1 power-on reset if the rst pin is connected to v dd via a 2.2 m f capacitor, as shown in fig.26, an automatic reset can be obtained by switching on v dd (provided its rise time is < 10 ms). the decrease of the rst pin voltage depends on the capacitor and the internal resistor r rst . that voltage must remain above the lower threshold for at minimum the oscillator start-up time plus 2 machine cycles. 18 instruction set the p8xc592 uses the powerful instruction set of the p80c51. it consists of 49 single-byte, 45 two-byte and 17 three-byte instructions. using a 16 mhz quartz, 64 of the instructions are executed in 0.75 m s, 45 in 1.5 m s and the multiply, divide instructions in 3 m s. a summary of the instruction set is given in tables 84, 85, 86, 87 and 88. fig.26 power-on-reset. n dbook, halfpage v dd v dd rst 2.2 m f r rst mga171 p8xc592 18.1 addressing modes most instructions have a destination/source field that specifies the data type, addressing modes and operands involved. for all these instructions, except from movs, the destination operand is also a source operand (e.g. add a, r7). five types of addressing modes are used: register addressing, C r0 to r7 (4 banks) C a,b,c (bit), ab (2 bytes), dptr (double byte). direct addressing, C lower 128 bytes of internal main ram (including the 4 r0 to r7 register banks) C special function registers (sfrs) C 128 bits in a subset of the internal main ram (see fig.5) C 128 bits in a subset of the special function registers (see figs 6 and 7). register-indirect addressing, C internal ram (@r0, @r1, @sp [ push/pop ] ) C internal auxiliary ram (@r0, @r1, @dptr) C external data memory (@dptr). immediate addressing, C program memory (in-code 8 bit or 16 bit constant). base-register-plus index-register-indirect addressing, C program memory look-up table (@dptr+a, @pc+a). the first three addressing modes are usable for destination operands.
1996 jun 27 73 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 18.2 instruction set for the description of the data addressing modes and hexadecimal opcode cross-reference see table 88. table 84 instruction set description: arithmetic operations mnemonic description bytes cycles opcode (hex) arithmetic operations add a,rr add register to a 1 1 2* add a,direct add direct byte to a 2 1 25 add a,@ri add indirect ram to a 1 1 26, 27 add a,#data add immediate data to a 2 1 24 addc a,rr add register to a with carry ?ag 1 1 3* addc a,direct add direct byte to a with carry ?ag 2 1 35 addc a,@ri add indirect ram to a with carry ?ag 1 1 36, 37 addc a,#data add immediate data to a with carry ?ag 2 1 34 subb a,rr subtract register from a with borrow 1 1 9* subb a,direct subtract direct byte from a with borrow 2 1 95 subb a,@ri subtract indirect ram from a with borrow 1 1 96, 97 subb a,#data subtract immediate data from a with borrow 2 1 94 inc a increment a 1 1 04 inc rr increment register 1 1 0* inc direct increment direct byte 2 1 05 inc @ri increment indirect ram 1 1 06, 07 dec a decrement a 1 1 14 dec rr decrement register 1 1 1* dec direct decrement direct byte 2 1 15 dec @ri decrement indirect ram 1 1 16, 17 inc dptr increment data pointer 1 2 a3 mul ab multiply a and b 1 4 a4 div ab divide a by b 1 4 84 da a decimal adjust a 1 1 d4
1996 jun 27 74 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 table 85 instruction set description: logic operations mnemonic description bytes cycles opcode (hex) logic operations anl a,rr and register to a 1 1 5* anl a,direct and direct byte to a 2 1 55 anl a,@ri and indirect ram to a 1 1 56, 57 anl a,#data and immediate data to a 2 1 54 anl direct,a and a to direct byte 2 1 52 anl direct,#data and immediate data to direct byte 3 2 53 orl a,rr or register to a 1 1 4* orl a,direct or direct byte to a 2 1 45 orl a,@ri or indirect ram to a 1 1 46, 47 orl a,#data or immediate data to a 2 1 44 orl direct,a or a to direct byte 2 1 42 orl direct,#data or immediate data to direct byte 3 2 43 xrl a,rr exclusive-or register to a 1 1 6* xrl a,direct exclusive-or direct byte to a 2 1 65 xrl a,@ri exclusive-or indirect ram to a 1 1 66, 67 xrl a,#data exclusive-or immediate data to a 2 1 64 xrl direct,a exclusive-or a to direct byte 2 1 62 xrl direct,#data exclusive-or immediate data to direct byte 3 2 63 clr a clear a 1 1 e4 cpl a complement a 1 1 f4 rl a rotate a left 1 1 23 rlc a rotate a left through the carry ?ag 1 1 33 rr a rotate a right 1 1 03 rrc a rotate a right through the carry ?ag 1 1 13 swap a swap nibbles within a 1 1 c4
1996 jun 27 75 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 table 86 instruction set description: data transfer note 1. mov a,acc is not permitted. mnemonic description bytes cycles opcode (hex) data transfer mov a,rr move register to a 1 1 e* mov a,direct (note 1) move direct byte to a 2 1 e5 mov a,@ri move indirect ram to a 1 1 e6, e7 mov a,#data move immediate data to a 2 1 74 mov rr,a move a to register 1 1 f* mov rr,direct move direct byte to register 2 2 a* mov rr,#data move immediate data to register 2 1 7* mov direct,a move a to direct byte 2 1 f5 mov direct,rr move register to direct byte 2 2 8* mov direct,direct move direct byte to direct 3 2 85 mov direct,@ri move indirect ram to direct byte 2 2 86, 87 mov direct,#data move immediate data to direct byte 3 2 75 mov @ri,a move a to indirect ram 1 1 f6, f7 mov @ri,direct move direct byte to indirect ram 2 2 a6, a7 mov @ri,#data move immediate data to indirect ram 2 1 76, 77 mov dptr,#data16 load data pointer with a 16-bit constant 3 2 90 movc a,@a+dptr move code byte relative to dptr to a 1 2 93 movc a,@a+pc move code byte relative to pc to a 1 2 83 movx a,@ri move external ram (8-bit address) to a 1 2 e2, e3 movx a,@dptr move external ram (16-bit address) to a 1 2 e0 movx @ri,a move a to external ram (8-bit address) 1 2 f2, f3 movx @dptr,a move a to external ram (16-bit address) 1 2 f0 push direct push direct byte onto stack 2 2 c0 pop direct pop direct byte from stack 2 2 d0 xch a,rr exchange register with a 1 1 c* xch a,direct exchange direct byte with a 2 1 c5 xch a,@ri exchange indirect ram with a 1 1 c6, c7 xchd a,@ri exchange low-order digit indirect ram with a 1 1 d6, d7
1996 jun 27 76 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 table 87 instruction set description: boolean variable manipulation, program and machine control mnemonic description bytes cycles opcode (hex) boolean variable manipulation clr c clear carry ?ag 1 1 c3 clr bit clear direct bit 2 1 c2 setb c set carry ?ag 1 1 d3 setb bit set direct bit 2 1 d2 cpl c complement carry ?ag 1 1 b3 cpl bit complement direct bit 2 1 b2 anl c,bit and direct bit to carry ?ag 2 2 82 anl c,/bit and complement of direct bit to carry ?ag 2 2 b0 orl c,bit or direct bit to carry ?ag 2 2 72 orl c,/bit or complement of direct bit to carry ?ag 2 2 a0 mov c,bit move direct bit to carry ?ag 2 1 a2 mov bit,c move carry ?ag to direct bit 2 2 92 program and machine control acall addr11 absolute subroutine call 2 2 1 lcall addr16 long subroutine call 3 2 12 ret return from subroutine 1 2 22 reti return from interrupt 1 2 32 ajmp addr11 absolute jump 2 2 1 ljmp addr16 long jump 3 2 02 sjmp rel short jump (relative address) 2 2 80 jmp @a+dptr jump indirect relative to the dptr 1 2 73 jz rel jump if a is zero 2 2 60 jnz rel jump if a is not zero 2 2 70 jc rel jump if carry ?ag is set 2 2 40 jnc rel jump if carry ?ag is not set 2 2 50 jb bit,rel jump if direct bit is set 3 2 20 jnb bit,rel jump if direct bit is not set 3 2 30 jbc bit,rel jump if direct bit is set and clear bit 3 2 10 cjne a,direct,rel compare direct to a and jump if not equal 3 2 b5 cjne a,#data,rel compare immediate to a and jump if not equal 3 2 b4 cjne rr,#data,rel compare immediate to register and jump if not equal 3 2 b* cjne @ri,#data,rel compare immediate to indirect and jump if not equal 3 2 b6, b7 djnz rr,rel decrement register and jump if not zero 2 2 d* djnz direct,rel decrement direct and jump if not zero 3 2 d5 nop no operation 1 1 00
1996 jun 27 77 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 table 88 description of the mnemonics in the instruction set mnemonic description data addressing modes rr working register r0-r7. direct 128 internal ram locations and any special function register (sfr). @ri indirect internal ram location addressed by register r0 or r1 of the actual register bank. #data 8-bit constant included in instruction. #data 16 16-bit constant included as bytes 2 and 3 of instruction. bit direct addressed bit in internal ram or sfr. addr16 16-bit destination address. used by lcall and ljmp. the branch will be anywhere within the 64 kbytes program memory address space. addr11 11-bit destination address. used by acall and ajmp. the branch will be within the same 2 kbytes page of program memory as the ?rst byte of the following instruction. rel signed (two's complement) 8-bit offset byte. used by sjmp and all conditional jumps. range is - 128 to +127 bytes relative to ?rst byte of the following instruction. hexadecimal opcode cross-reference * 8, 9, a, b, c, d, e, f. 1, 3, 5, 7, 9, b, d, f. 0, 2, 4, 6, 8, a, c, e.
1996 jun 27 78 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 table 89 instruction map note 1. mov a, acc is not a valid instruction. first hexadecimal character of opcode ? second hexadecimal character of opcode ? 0123 456789abcdef 0 nop ajmp addr11 ljmp addr16 rr a inc a inc direct inc @ri inc rr 0 1 01234567 1 jbc bit,rel acall addr11 lcall addr16 rrc a dec a dec direct dec @ri dec rr 0 1 01234567 2 jb bit,rel ajmp addr11 ret rl a add a,#data add a,direct add a,@ri add a,rr 0 1 01234567 3 jnb bit,rel acall addr11 reti rlc a addc a,#data addc a,direct addc a,@ri addc a,rr 0 1 01234567 4 jc rel ajmp addr11 orl direct,a orl direct,#data orl a,#data orl a,direct orl a,@ri orl a,rr 0 1 01234567 5 jnc rel acall addr11 anl direct,a anl direct,#data anl a,#data anl a,direct anl a,@ri anl a,rr 0 1 01234567 6 jz rel ajmp addr11 xrl direct,a xrl direct,#data xrl a,#data xrl a,direct xrl a,@ri xrl a,rr 0 1 01234567 7 jnz rel acall addr11 orl c,bit jmp @a+dptr mov a,#data mov direct,#data mov @ri,#data mov rr,#data 0 1 01234567 8 sjmp rel ajmp addr11 anl c,bit movc a,@a+pc div ab mov direct,direct mov direct,@ri mov direct,rr 0 1 01234567 9 mov dtpr,#data16 acall addr11 mov bit,c movc a,@a+dptr subb a,#data subb a,direct subb a,@ri sub a,rr 0 1 01234567 a orl c,/bit ajmp addr11 mov bit,c inc dptr mul ab mov @ri,direct mov rr,direct 0 1 01234567 b anl c,/bit acall addr11 cpl bit cpl c cjne a,#data,rel cjne a,direct,rel cjne @ri,#data,rel cjne rr,#data,rel 0 1 01234567 c push direct ajmp addr11 clr bit clr c swap a xch a,direct xch a,@ri xch a,rr 0 1 01234567 d pop direct acall addr11 setb bit setb c da a djnz direct,rel xchd a,@ri djnz rr,rel 0 1 01234567 e movx a,@dtpr ajmp addr11 movx a,@ri clr a mov a,direct (1) mov a,@ri mov a,rr 0 1 0 1 01234567 f movx @dtpr,a acall addr11 movx @ri,a cpl a mov direct,a mov @ri,a mov rr,a 0 1 0 1 01234567
1996 jun 27 79 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 19 absolute maximum ratings (note 1) in accordance with the absolute maximum rating system (iec 134). notes 1. the following applies to the absolute maximum ratings: a) stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any conditions other than those described in the chapters 20 dc characteristics and 21 ac characteristics of this specification is not implied. b) this product includes circuitry specifically designed for the protection of its internal devices from the damaging effect of excessive static charge. however, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima. c) parameters are valid over operating temperature range unless otherwise specified. all voltages are with respect to v ss unless otherwise noted. 2. this value is based on the maximum allowable die temperature and the thermal resistance of the package, not on device power consumption. symbol parameter min. max. unit v dd voltage on v dd pin - 0.5 +6.5 v v i1 input voltage on any pin (except ctx0, ctx1, crx0, crx1 and ea/v pp ) - 0.5 v dd + 0.5 v v i2 input voltage on ea/v pp to v ss - 0.5 +13 v i i , i o input/output current on any single i/o pin (except from ctx0 and ctx1) - 10 ma i ot sink current of ctx0, ctx1 together - 30 ma source current of ctx0, ctx1 together -- 20 ma p tot total power dissipation (note 2) - 1.0 w t stg storage temperature range - 65 +150 c t amb operating ambient temperature range: p8xc592 ffa - 40 +85 c p8xc592 fha - 40 +125 c
1996 jun 27 80 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 20 dc characteristics v dd =5v 10%; v ss = 0 v; all voltages with respect to v ss unless otherwise speci?ed. t amb = - 40 to +125 c for the p8xc592fha ; t amb = - 40 to +85 c for the p8xc592ffa . symbol parameter conditions min. max. unit supply (digital part) v dd supply voltage 4.5 5.5 v i dd operating supply current f clk = 16 mhz; note 1 - 50 ma i dd(id) supply current idle mode f clk = 16 mhz; note 2 - 15 ma i dd(is) supply current idle & sleep mode f clk = 16 mhz; note 3 - 10 ma i dd(pd) supply current power-down mode: note 4 p8xc592 fha - 150 m a p8xc592 xfx - 50 m a inputs v il low level input voltage (except ea, crx0 and crx1) - 0.5 0.2v dd - 0.1 v v il1 low level input voltage ea - 0.5 0.2v dd - 0.3 v v ih high level input voltage (except rst, xtal1, crx0,crx1) 0.2v dd + 0.9 v dd + 0.5 v v ih1 high level input voltage (rst and xtal1) 0.7v dd v dd + 0.5 v i il low level input current ports 1, 2, 3 and 4 v i = 0.45 v -- 50 m a i tl input current high-to-low transition ports 1, 2, 3 and 4 (except p1.6 and p1.7) v i = 2.0 to 0.45 v -- 650 m a i li1 input leakage current port 0, ea, stadc, ew, p1.6, p1.7 0.45 v < v i < v dd - 10 m a i li2 input leakage current port 5 0.45 v < v i < v dd - 1 m a outputs v ol low level output voltage ports 1, 2, 3 and 4 (except p1.6 and p1.7) i ol = 1.6 ma; note 5 - 0.45 v v ol1 low level output voltage port 0, ale, psen, pwm0, pwm1, p1.6, p1.7 i ol = 3.2 ma; note 5 - 0.45 v v oh high level output voltage ports 1, 2, 3 and 4 (except p1.6 and p1.7) i oh = - 60 m a 2.4 - v i oh = - 25 m a 0.75v dd - v i oh = - 10 m a 0.9v dd - v v oh1 high level output voltage port 0 in external bus mode, ale, psen, pwm0, pwm1 i oh = - 400 m a 2.4 - v i oh = - 150 m a 0.75v dd - v i oh = - 40 m a; note 6 0.9v dd - v
1996 jun 27 81 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 v oh2 high level output voltage rst i oh = - 400 m a 2.4 - v i oh = - 120 m a 0.8v dd - v r rst rst pull-down resistor 50 150 k w c i/o i/o pin capacitance test frequenc y = 1 mhz; t amb =25 c - 10 pf supply (analog part) av dd supply voltage av dd =v dd 0.2 v 4.5 5.5 v ai dd operating supply current port 5 = av dd ; note 1 - 2.5 ma ai dd(id) supply current idle mode note 2 - 2.5 ma ai dd(is) supply current idle and sleep mode: note 3 p83c592 fha - 400 m a p8xc592 xfx - 350 m a ai dd(pd) supply current power-down mode: note 4 p83c592 fha - 400 m a p8xc592 xfx - 350 m a analog inputs av in analog input voltage av ss - 0.2 av dd + 0.2 v av ref - reference voltage av ss - 0.2 - v av ref+ - av dd + 0.2 v r ref resistance between av ref+ and av ref - 10 50 k w c ia analog input capacitance - 15 pf t ads sampling time note 7 - 8t cy m s t adc conversion time (including sample time) note 7 - 50t cy m s dl e differential non-linearity notes 8, 9 and 10 - 1 lsb il e integral non-linearity notes 8 and 11 - 2 lsb os e offset error notes 8 and 12 - 2 lsb g e gain error notes 8 and 13 - 0.4 % a e absolute voltage error notes 8 and 14 - 3 lsb m ctc channel to channel matching - 1 lsb c t crosstalk between p5 inputs 0 to 100 khz -- 60 db can input comparator (crx0, crx1) v dif differential input voltage (note 15) av dd =5v 5%; 1.4 v < v i < av dd - 1.4 v 32 - mv v hyst hysteresis voltage (note 15) 8 30 mv i i input current - 400 na symbol parameter conditions min. max. unit
1996 jun 27 82 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 notes to the dc characteristics 1. conditions for: a) the digital operating current measurement: all output pins disconnected; xtal1 is driven with t r =t f = 10 ns; v il =v ss + 0.5 v; v ih =v dd - 0.5 v; ea = rst = port 0 = p1.6 = p1.7 = ew = v dd ; stadc = v ss ; crx0 = 2.7 v; crx1 = 2.3 v. b) the analog operating current measurement: port 5 = av dd ; can: register 6: = 00h; load current reference voltage source 100 m a. 2. conditions for: a) the digital idle mode supply current measurement: all output pins disconnected; xtal1 is driven with t r =t f = 10 ns; v il =v ss + 0.5 v; v ih =v dd - 0.5 v; port 0 = p1.6 = p1.7 = ew=v dd ; ea = rst = stadc = v ss ; crx0 = 2.7 v; crx1 = 2.3 v. b) the analog idle mode current measurement: port 5 = av dd ; can: register 6: = 00h; load current reference voltage source 100 m a. 3. conditions for: a) the digital idle and sleep mode supply current measurement: all output pins disconnected; xtal1 is driven with t r =t f = 10 ns; v il =v ss + 0.5 v; v ih =v dd - 0.5 v; port 0 = p1.6 = p1.7 = ew = crx0 = v dd ; ea = rst = stadc = crx1 = v ss ; can: register 6: = 00h, register 7: = 12h, register 8: = 02h, register 0: = 20h, wait 15t cy , register 1: = 10h, wait for bit sleep = 1. b) the analog idle and sleep mode current measurement: por t5=av dd ; load current reference voltage source 100 m a. 4. window devices have to be covered. conditions for: a) the digital power-down mode supply current measurement: all output pins and port 5 disconnected; port 0 = p1.6 = p1.7 = ew = crx0 = v dd ; ea = rst = stadc = crx1 = xtal1 = av ref+ = av ref - = cv ss =v ss ; av dd =v dd , but current into av dd pin is not comprised in digital power-down current. b) the analog power-down mode supply current measurement: port 5 = av dd . 5. capacitive loads on port 0 and port 2 may degrade the low level output voltage of ale, port 1 and port 3. during a high-to-low transition on the port 0 and port 2 pins and a capacitive load > 100 pf, the ale low level may exceed 0.8 v. in the case that it is necessary to connect ale to a schmitt trigger input respectively use an address latch with a schmitt trigger strobe input. can output driver (v dd =5v 5%) v olt low level output voltage (ctx0 and ctx1) i o = 1.2 ma; note 15 - 0.1 v i o =10ma - 0.6 v v oht high level output voltage (ctx0 and ctx1) i o = - 1.2 ma; note 15 v dd - 0.1 - v i o = - 10 ma; note 16 v dd - 0.6 - v reference (av dd =5v 5%) v refout ref output voltage - 0.1 ma < i l < 0.1 ma; c l = 10 nf; note 15; bit reference active = high 1 2 av dd - 0.1 1 2 av dd +0.1 v i refin ref input current 1.5 v < v refin < av dd - 1.5 v; bit reference active = low - 10 m a symbol parameter conditions min. max. unit
1996 jun 27 83 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 6. capacitive loads on port 0 and port 2 may cause a high level voltage degradation of ale and psen below 0.9v dd during the address bits are stabilizing. 7. t cy =12t clk is the machine cycle time. 8. av ref+ = 5.12 v; av ref - = 0 v; av dd = 5.0 v. 9. the differential non-linearity (dl e ) is the difference between the actual step width and the ideal step width. 10. the adc is monotonic, there are no missing codes. 11. the integral non-linearity (il e ) is the peak difference between the centre of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset error. 12. the offset error (os e ) is the absolute difference between the straight line which fits the actual transfer curve after removing gain error, and a straight line which fits the ideal transfer curve. the offset error is constant at every point of the actual transfer curve. 13. the gain error (g e ) is relative difference in percent between the straight line fitting the actual transfer curve after removing offset error and the straight line which fits the ideal transfer curve. the gain error is constant at every point on the transfer curve. 14. the absolute voltage error (a e ) is the maximum difference between the centre of the steps of the actual transfer curve of the not calibrated adc and the ideal transfer curve. 15. not tested during production. 16. source current for the ctx0, ctx1 outputs together. fig.27 supply current (i dd ) as a function of frequency at xtal1 (f clk ). (1) maximum operating mode (i dd ); v dd = 5.5 v (2) maximum operating mode (i dd ); v dd = 4.5 v (3) maximum idle and sleep mode (i dd(is) ); v dd = 5.5 v (4) maximum idle and sleep mode (i dd(is) ); v dd = 4.5 v handbook, halfpage 048 16 50 0 40 mga172 12 30 20 10 f clk (mhz) i dd (ma) (1) (2) (3) (4)
1996 jun 27 84 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 fig.28 adc conversion characteristic. (1) example of an actual transfer curve. (2) the ideal transfer curve. (3) differential non-linearity (dl e ). (4) integral non-linearity (il e ). (5) centre of a step of the actual transfer curve. handbook, full pagewidth mga173 1 2 3 4 5 6 7 1018 1019 1020 1021 1022 1024 1 lsb ideal = 1023 1024 0 1 2 3 4 5 6 7 1018 1019 1020 1021 1022 1023 av in (lsb ideal ) av ref + - av ref - code out offset error os e offset error os e gain error g e (2) (3) (4) (5) (1) 1 lsb (ideal)
1996 jun 27 85 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 21 ac characteristics see notes 1 and 2; c l = 100 pf for port 0, ale and psen; c l = 80 pf for all other outputs unless otherwise speci?ed. notes 1. for the ac characteristics the following conditions are valid: p8xc592 ffa (fha) : v dd =5v 10%; t amb = - 40 to +85 c (125 c); f clk = 1.2 to 16 mhz. 2. ; t clk = 62.5 ns at f clk = 16 mhz. symbol parameter f clk = 16 mhz f clk = 12 mhz variable clock 1.2 to 16 mhz unit min. max. min. max. min. max. external program memory t lhll ale pulse width 85 - 127 - 2t clk - 40 - ns t avll address valid to ale low 23 - 43 - t clk - 40 - ns t llax address hold after ale low 33 - 53 - t clk - 30 - ns t lliv ale low to valid instruction in - 150 - 233 - 4t clk - 100 ns t llpl ale low to psen low 33 - 53 - t clk - 30 - ns t plph psen pulse width 143 - 205 - 3t clk - 45 - ns t pliv psen low to valid instruction in - 83 - 145 - 3t clk - 105 ns t pxix input instruction hold after psen 0 - 0 - 0 - ns t pxiz input instruction ?oat after psen - 38 - 59 - t clk - 25 ns t aviv address to valid instruction in - 208 - 312 - 5t clk - 105 ns t plaz psen low to address ?oat - 10 - 10 - 10 ns external data memory t rlrh rd pulse width 275 - 400 - 6t clk - 100 - ns t wlwh wr pulse width 275 - 400 - 6t clk - 100 - ns t avll address valid to ale low 8 - 28 - t clk - 55 - ns t llax address hold after ale low 33 - 53 - t clk - 30 - ns t rldv rd low to valid data in - 148 - 252 - 5t clk - 165 ns t rhdx data hold after rd 0 - 0 - 0 - ns t rhdz data ?oat after rd - 55 - 97 - 2t clk - 70 ns t lldv ale low to valid data in - 350 - 517 - 8t clk - 150 ns t avdv address to valid data in - 398 - 585 - 9t clk - 165 ns t llwl ale low to rd or wr low 138 238 200 300 3t clk - 50 3t clk +50 ns t avwl address valid to rd or wr low 120 - 203 - 4t clk - 130 - ns t whlh rd or wr high to ale high 23 103 43 123 t clk - 40 t clk +40 ns t qvwx data valid to wr transition 13 - 33 - t clk - 50 - ns t qvwh data valid time wr high 288 - 433 - 7t clk - 150 - ns t whqx data hold after wr 13 - 33 - t clk - 50 - ns t rlaz rd low to address ?oat - 0 - 0 - 0ns t clk 1 f clk ---------- - one oscillator clock period ==
1996 jun 27 86 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 table 90 can characteristics symbol parameter conditions min. max. unit can input comparator/output driver t sd sum of input and output delay av dd =5v 5%; v dif = 32 mv; 1.4 v < v i < av dd - 1.4 v - 60 ns fig.29 ac testing input, output waveform (a) and float waveform (b). ac testing inputs are driven at 2.4 v for a high and 0.45 v for a low. timing measurements are taken at 2.0 v for a high and 0.8 v for a low, see fig.29 (a). the float state is defined as the point at which a port 0 pin sinks 3.2 ma or sources 400 m a at the voltage test levels, see fig.29 (b). handbook, full pagewidth mga174 2.0 v 0.8 v 2.4 v 0.45 v 2.0 v 0.8 v 2.4 v 0.45 v float (b) (a) 2.4 v 0.45 v 2.0 v 0.8 v test points
1996 jun 27 87 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 handbook, full pagewidth mga180 p1 p2 s1 p1 p2 s2 p1 p2 s3 p1 p2 s4 p1 p2 s5 p1 p2 s6 p1 p2 s1 p1 p2 s2 p1 p2 s3 p1 p2 s4 p1 p2 s5 p1 p2 s6 one machine cycle one machine cycle xtal1 input address a0 - a7 inst. in address a0 - a7 inst. in address a0 - a7 inst. in address a0 - a7 inst. in address a8 - a15 address a8 - a15 address a8 - a15 address a8 - a15 address a0 - a7 inst. in address a0 - a7 inst. in address a0 - a7 data output or data input address a8 - a15 address a8 - a15 or port 2 out address a8 - a15 old data new data sampling time of i/o port pins during input (including int0 and int1) serial port clock port input port output port 2 bus (port 0) read or write of external data memory port 2 bus (port 0) external program memory fetch wr rd only active during a write to external data memory only active during a read from external data memory psen ale dotted lines are valid when rd or wr are active fig.30 instruction cycle timing. the port 5 input buffers have a maximum propagation delay of 300 ns. as a result port 5 sample time begins 300 ns before state s5 and ends when s5 has finished.
1996 jun 27 88 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 a ndbook, full pagewidth mga176 t lhll ale port 0 port 2 t cy lliv t t llpl t plph t llax t avll aviv t plaz t pliv t t pxix t pxiz address a8 to a15 address a8 to a15 inst. input inst. input a0 to a7 a0 to a7 psen fig.31 read from external program memory. handbook, full pagewidth mga177 t lhll ale port 0 port 2 t cy t lldv t llax t avll avdv t rlaz t address a8 to a15 (dph) or port 2 data input a0 to a7 psen t whlh avwl t t llwl t rlrh t rhdx t rhdz t rldv rd fig.32 read from external data memory.
1996 jun 27 89 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 handbook, full pagewidth mga178 t lhll ale port 0 port 2 t cy t llax t avll address a8 to a15 (dph) or port 2 data output a0 to a7 psen t whlh avwl t t llwl t wlwh t whqx t qvwh t qvwx wr fig.33 write to external data memory. fig.34 external clock drive xtal1(see table 91). handbook, full pagewidth mga175 t high t low t clk t f v ih1 v ih1 0.8 v 0.8 v v ih1 v ih1 0.8 v 0.8 v t r
1996 jun 27 90 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 table 91 external clock drive xtal1 table 92 uart timing in shift register mode symbol parameter variable clock (f clk = 1.2 to 16 mhz) unit min. max. t clk oscillator clock period (p83c592) 62.5 833.3 ns t high high time 20 t clk - t low ns t low low time 20 t clk - t high ns t r rise time - 20 ns t f fall time - 20 ns t cy cycle time (12 t clk ) 0.75 10 m s symbol parameter f clk unit 16 mhz 12 mhz variable clock min. max. min. max. min. max. t xlxl serial port clock cycle timing 0.75 - 1.0 - 12t clk - ms t qvxh output data setup to clock rising edge 492 - 700 - 10t clk - 133 - ns t xhqx output data hold after clock rising edge 8.0 - 50 - 2t clk - 117 - ns t xhdx input data hold after clock rising edge 0 - 0 - 0 - ns t xhdv clock rising edge to input data valid - 492 - 700 - 10t clk - 133 ns fig.35 uart waveforms in shift register mode. a ndbook, full pagewidth valid valid valid valid valid valid valid valid instruction ale 8 7 6 5 4 3 2 1 0 clock write to sbuf output data clear ri input data t xlxl t xhqx t qvxh t xhdv t xhdx set ri set ti mga179
1996 jun 27 91 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 22 can application information 22.1 latency time requirements real-time applications require the ability to process and transfer information in a limited and predetermined period of time. if knowing this total time and the time required to process the information, the (maximum allowed) transfer delay time is given. it is measured from the initiation of the transfer up to the signalling of reception. for instance, this is the period of time between programming the can command register bit 0 (transmission request) to high and the time getting an interrupt at a receiving can-device (due to the reception of the respective message). 22.1.1 m aximum allowed bit - time calculation the maximum allowed bit-time (t bit ) due to latency time requirements can be calculated as: (1) where: t max transfer time : the maximum allowed transfer delay time (application-specific). n bit, max latency : the maximum latency time (in terms of number of bits), which depends on the actual state of the can network (e.g. another message already on the network); n bit, message : the number of bits of a message; it varies with the number of transferred data bytes n data bytes (0..8) and stuffbits like: (2) example: for the calculation of n bit, max latency the following is assumed (the term our message refers to that one the latency time is calculated for): since at maximum one-bit-time ago another can-controller is transmitting. a single error occurs during the transmission of that message preceding ours, leading to the additional transfer of one error frame our message has the highest priority, giving: (3) (4) where: the additional 18 bits are due to the error frame and the intermission field preceding our message. n data bytes, worst case denotes the number of data bytes contained by the longest message being used in a given can network. t bit t max transfer time n bit, max latency n bit, message + () -------------------------------------------------------------------------------------------- - 44 8.n data bytes + n bit, message 52 10.n databytes + n bit, max latency 44 8.n data bytes, worst case 18 ++ 3 n bit, max latency 52 10.n data bytes, worst case 18 ++
1996 jun 27 92 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 22.1.2 c alculating the maximum bit - time table 93 example for calculating the maximum bit-time statement comments t max transfer time = 10 ms assumption n data bytes, worst case = 6 longest message in that network; assumption n data bytes = 4 our message; assumption n bit max latency 130 using equation (3) and (4) n message 92 using equation (2) using equation (1) t bit 10 ms 130 92 + () ----------------------------- 0.045 ms 45 m s = = 22.2 connecting a p8xc592 to a bus line (physical layer) 22.2.1 o n -c hip t ransceiver the p8xc592 features an on-chip differential transceiver including output driver and input comparator both being configurable (see fig.36). therefore it supports many types of common transmission media such as: single-wire bus line two-wire bus line (differential) optical cable bus line. the p8xc592 can directly drive a differential bus line. an example is given in fig.37 for a bus line having a characteristic impedance of 120 w . direct interfacing to the bus line is well suited for applications with limited requirements concerning electromagnetic susceptibility, wiring failure tolerance and protection against transients. 22.2.2 t ransceiver for i n - vehicle c ommunication fig.38 shows a versatile transceiver implementation designed for automotive applications. it features a bit rate of up to 1 mbit/s and dissipates low power during standby (1.4 ma). thus it is suitable also for applications requiring a sleep mode function with system activation via the bus line. the transceiver provides and extended common mode range for high electromagnetic susceptibility performance. two external driver transistors amplify the output current to 35 ma typically and provide protection against overvoltage conditions on the bus line (e.g. due to an accidental short-circuit between a bus wire and battery voltage). the serial diodes prevent in combination with the transistors the bus from being blocked in case of a bus not powered. more than 32 nodes may be connected to the bus line. 22.2.3 d etection and h andling of b us w iring f ailures using the p8xc592 a superior wiring failure tolerance and detection performance can be achieved. this requires both bus lines to be mutually decoupled as shown in fig.39. each bus wire is based separately to a reference voltage of 1 2 av dd . the diodes suppress reverse current in case of a termination circuit being not properly powered or a bus line being short i.e. to a voltage higher than 5 v. applying this bus termination circuit the following wiring failures on the bus are detectable and can be handled: interruption of one bus wire at any location. short-circuit of one bus wire to ground or battery voltage. short-circuit between the bus wires. a bus failure can be detected e.g. by a drop out of a status message, regularly being transmitted on the bus. if a bus wire is corrupted the following actions have to be taken: switch the corresponding comparator input over to a reference voltage of 1 2 av dd . disable the corresponding output driver stage. as a consequence communication will continue on that bus wire not being corrupted. the required reference voltage and the switches for the comparator inputs are provided on-chip. an output driver stage can be disabled by reconfiguration of the on-chip output driver (reprogramming of the output control register of the p8xc592; see section 13.5.11, table 51). to find out which of the bus wires is corrupted a heuristic method is applied.
1996 jun 27 93 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 fig.36 structure of on-chip can-transceiver. handbook, full pagewidth p8xc592 5 v mga185 5 v output control register command register control register cv ss av dd v dd comp out txd 1/2 av dd output control logic ref ctx0 ctx1 crx0 crx1 av ss to the can bus line
1996 jun 27 94 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 fig.37 direct interface to a two-wire differential bus. handbook, full pagewidth p8xc592 crx0 crx1 output control register r2 240 w r1 240 w ctx0 ctx1 5 v 120 w mga186 120 w 750 w 750 w 5 v 10101010b (aah) r4 0 to 1.5 k w r3 0 to 1.5 k w can bus line (1) (1) characteristic line impedance 120 w
1996 jun 27 95 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 fig.38 in-vehicle transceiver. handbook, full pagewidth d2 1n4150 r2 10 w p8xc592 r6 4.53 k w r5 4.53 k w d1 1n4150 r1 10 w 5 v r4 3.48 k w r10 3.9 k w 3.9 k w r8 r9 r7 r3 3.9 k w 3.9 k w 3.48 k w ctx0 ctx1 crx0 crx1 5 v t1 bst100 t2 bst72a 120 w mga187 120 w can bus line (1) (1) characteristic line impedance 120 w output control register 11111010b (fah) or 10101010b (aah) bus node
1996 jun 27 96 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 fig.39 bus termination with decoupled wires. handbook, full pagewidth mga188 bus node c1 100 nf d1 1n4150 r1 120 w r2 120 w c2 100 nf 1n4150 d2 c3 100 nf d3 1n4150 r3 120 w r4 120 w c4 100 nf 1n4150 d4 5 v c5 100 nf d5 1n4150 r5 120 w r6 120 w c6 100 nf 1n4150 d6 c7 100 nf d7 1n4150 r7 120 w r8 120 w c8 100 nf 1n4150 d8 5 v can bus line (1) (1) characteristic line impedance 120 w
1996 jun 27 97 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 22.2.4 c onnection to an o ptical b us l ine using an optical medium provides the following advantages: bus nodes are galvanically decoupled. optical cable features very high noise immunity. no noise emission by the bus cable. an example for an interface to an optical connector is given in fig.40. in most cases a transistor is required to amplify the tx-output current. thus more optical power is provided to compensate for losses in the optical connectors and the optical star. the p8xc592 features an on-chip 1 2 av dd reference voltage output so only a capacitor is required for the receiver part. two optical fibres are used to connect the bus nodes. the tx-fibre transfers the output signal of the can-controller to the optical star. the optical star transfers the tx-fibre input signal over to all the rx-fibres. the rx-fibres transfer the resulting optical signal over to the receivers of all the bus nodes. handbook, full pagewidth mga189 r1 56 w r2 3.9 k w t1 bs170 c2 100 nf optical connector hbfr - 0501 series 5 v 5 v optical cable passive optical star p8xc592 ctx0 ctx1 crx0 crx1 output control register 00011110b (1eh) or 00010110b (16h) refout c1 10 nf fig.40 optical transceiver.
1996 jun 27 98 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 22.2.5 p8xc592 can i nterrupt h andler s oftware example ( including fast dma transfer ). mcs-51 macro assembler p8xc592 can interrupt-handler loc obj line source 1 $title (8xc592 can interrupt-handler) 00a0 2 $nosymbols nopaging 00a1 3 4 ;******************************************************************************************************** 5; 6 ;very fast receive-routine for the 8xc592. it: 7 is embedded in the interrupt-handler for the can-controller, 8 uses the dma-logic and 9 handles up to eight different messages 00a2 10 ;(if these have the same leading 8 identi?er-bits). 11 ; 12 ;to allow for faster receive-routine, it is assumed that all other routines 13 ;accessing the can-controller, disable the interrupt of the can-controller 14 ;(ien0.5) during their execution. 00a5 15 ; 00a7 16 ;version: 1.0 17 ;date: 12-april-90 18 ;author: bernhard reckels 19 ;at: philips components application lab., hamburg (pcalh) 00a9 20 00ab 21 ;******************************************************************************************************** 00ad 22 23 ;******************************************************************************************************** 24 ;initial stuff 25 ;******************************************************************************************************** 26 27 ;equatas 28 29 ;addresses of special function registers 00ae 30 canadr equ 0dbh 00af 31 candat equ 0dah 32 cancon equ 0d9h 00b0 33 cansta equ 0d8h 34
1996 jun 27 99 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 35 ;commands for the can-controller / dma logic 36 can_ref_rel equ 00000100b ;release receive buffer 00a0 37 can_rx_dma equ 80h + 22 ;rx dma-transfer 00a1 38 39 ; addresses of can-controller internal registers 40 can_ref equ 20 ;1st address of rx-buffer 41 42 ; masks 43 int_flag_mask equ 00011111b ;all can's interrupt-?ags 44 id2_0_mask equ 11100000b ;only id.2 ... id.0 bits 00a2 45 ; jump-address for a can-controller interrupt 46 47 48 cseg at 2bh 020080 49 ljmp can_int_handler ; can's interrupt-vector 00a5 50 00a7 51 ; data storage 52 53 dseg at 20h 54 can_int_image: ds 1 00a9 55 00ab 56 bseg at 00h 00ad 57 can_int_rx: dbit 1 ; = can_int_image.0 58 can_int_tx: dbit 1 ; = can_int_image.1 59 can_int_kr: dbit 1 ; = can_int_image.2 60 can_int_ov: dbit 1 ; = can_int_image.3 61 can_int_wk: dbit 1 ; = can_int_image.4 62 63 ;******************************************************************************************************** 64 ;can-controller interrupt-handler 00ae 65 ; 00af 66 ;only the receive-interrupt is coded. 67 ; 00b0 68 ;******************************************************************************************************* 69 70 cseg at 080h 71 loc obj line source
1996 jun 27 100 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 00a0 72 can_int_handler: 00a1 73 74 ; ?rst save used registers c0d0 75 push psw c0e0 76 push acc 77 78 ; store the can-controller's interrupt register contents 79 ; (here: at a bit-addressable location). 00a2 80 ; this is necessary because after reading the interrupt register 81 ; its contents is cleared, but - on the other hand - several ?ags 82 ; may be set in coincidence. e5d9 83 mov a, canon 541f 84 anl a, #int_flag_mask ; only interrupt-?ags 00a5 f520 85 mov can_int_image, a 00a7 86 87 88 ;dispatcher----------------------------------------------------------------------------------------------- 89 int_test0: 00a9 100000 90 jbc can_int_rx,can_rx_serv ;receive-interrupt? 00ab 91 00ad 92 int_test1: 93 ; here the dispatcher has to be completed according 94 ; to the application-speci?c requirements 95 ; ... 96 ; ... 97 ; end of dispatcher------------------------------------------------------------------------------------ 98 99 ;rx-serve-------------------------------------------------------------------------------------------------- 00ae 100 ; copy message (data-field only) from can- to cpu memory 00af 101 102 can_rx_serve 00b0 103 ; read 2nd descriptor-byte from the rx-buffer (address 21) 75db15 104 mov canadr, #can_ref + 1 e5da 105 mov a, candat 106 loc obj line source
1996 jun 27 101 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 00a0 107 ; determine the destination address in data-memory for the 00a1 108 ; message's data-field 54e0 109 anl a, #id2_0_mask ; use id.2 ... id.0 only c4 110 swap a 03 111 rr a ; a = 4*id.2 + 2*id.1 + id.0 112 ; this value is used as an index for an array of 8 bytes 113 ; containing the destination-addresses for the 8 different 114 ; messages. note, that the #rx_array_offset is due to the 00a2 115 ; program counter-relative access to the array. 2415 116 add a, #rx_array_start - rx_array_offset 83 117 movc a, @a + pc 118 rx_array_offset: 119 00a5 120 ; if a message passes the acceptance-?lter of the can 00a7 121 ; controller, but the cpu doesn't need it, the array 122 ; entry's value may be set to zero indicating this. 123 ; the following < jz > instruction cares for this. 6007 124 jz can_rx_ready 00a9 125 00ab 126 ; now copy the data-field (only) from can- to cpu memory 00ad 127 ; with the aid of the dma-logic. note, that a tx-dma is 128 ; performed when writing 8ah (dma + address 10) into canadr 129 ; and a rx-dma is performed when writing 94h (dma + address 20) 130 ; ... 9dh (dma + address 29) into canadr. here address 22 is 131 ; used to copy just the data-field. f5d8 132 mov cansta, a ; data-memory address 75db96 133 mov canadr, #can_rx_dma ; starts rx-dma at address 22 134 00ae 135 ; the dma-transfer is done in at maximum 2 instruction cycles. 00af 136 ; during the transfer, neither the data-memory (ram) nor one 137 ; of the sfrs canadr, candat, cancon and 00b0 138 ; cansta may be accessed by the cpu. 139 ; for simplicity, two nops are used here. 00 140 nop 00 141 nop 00a0 142 loc obj line source
1996 jun 27 102 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 00a1 143 ; after reading the rx-buffer it must be released back to 144 ; the can-controller. in coincidence, the clear overrun bit 145 ; (cancon.3) may be set, regardless of an existing or 146 ; non-existing data overrun. 147 can_rx_ready: 75d904 148 mov cancon, #can_rbf_rel 149 00a2 150 ; if no other interrupt-?ag is set, the interrupt-handler 151 ; for the can-controller can be left. otherwise further 152 ; services are required. e520 153 mov a, can_int_image 70e4 154 jnz int_test1 00a5 155 00a7 156 ; no other service is required, so the interrupt-handler 157 ; is left. d0e0 158 pop acc d0d0 159 pop psw 00a9 32 160 reti 00ab 161 ; end of rx-serve------------------------------------------------------------------------------------- 00ad 162 163 ; here the array follows containing 8 destination-addresses 164 ; for up to 8 different messages to be received. the values 165 ; are fully application-speci?c (the values below show an 166 ; example only). 167 rx_array_start: e0 168 db 0e0h ; rx-message #0 00 169 db 000h ; this message is not used 00ae 170 ; ... 00af fa 171 db 0fah ; rx-message #7, containing 6 data bytes 172 00b0 173 end register bank(s) used: 0 assembly complete, no errors found loc obj line source
1996 jun 27 103 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 23 package outlines references outline version european projection issue date iec jedec eiaj note 1. plastic or metal protrusions of 0.01 inches maximum per side are not included. sot188-2 44 60 68 1 9 10 26 43 27 61 detail x (a ) 3 b p w m a 1 a a 4 l p b 1 b k 1 k x y e e b d h e h v m b d z d a z e e v m a pin 1 index 112e10 mo-047ac 0 5 10 mm scale 92-11-17 95-03-11 plcc68: plastic leaded chip carrier; 68 leads sot188-2 unit a a min. max. max. max. max. 1 a 4 b p e (1) (1) (1) eh e z y w v b mm 4.57 4.19 0.51 3.30 0.53 0.33 0.021 0.013 1.27 0.51 2.16 45 o 0.18 0.10 0.18 dimensions (millimetre dimensions are derived from the original inch dimensions) d (1) 24.33 24.13 h d 25.27 25.02 e z 2.16 d b 1 0.81 0.66 k 1.22 1.07 k 1 0.180 0.165 0.020 0.13 a 3 0.25 0.01 0.05 0.020 0.085 0.007 0.004 0.007 l p 1.44 1.02 0.057 0.040 0.958 0.950 24.33 24.13 0.958 0.950 0.995 0.985 25.27 25.02 0.995 0.985 e e e d 23.62 22.61 0.930 0.890 23.62 22.61 0.930 0.890 0.085 0.032 0.026 0.048 0.042 e e inches d e
1996 jun 27 104 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 24 soldering 24.1 introduction there is no soldering method that is ideal for all ic packages. wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. however, wave soldering is not always suitable for surface mounted ics, or for printed-circuits with high population densities. in these situations reflow soldering is often used. this text gives a very brief insight to a complex technology. a more in-depth account of soldering ics can be found in our ic package databook (order code 9398 652 90011). 24.2 re?ow soldering reflow soldering techniques are suitable for all plcc packages. the choice of heating method may be influenced by larger plcc packages (44 leads, or more). if infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. for more information, refer to the drypack chapter in our quality reference handbook (order code 9397 750 00192). reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. several techniques exist for reflowing; for example, thermal conduction by heated belt. dwell times vary between 50 and 300 seconds depending on heating method. typical reflow temperatures range from 215 to 250 c. preheating is necessary to dry the paste and evaporate the binding agent. preheating duration: 45 minutes at 45 c. 24.3 wave soldering wave soldering techniques can be used for all plcc packages if the following conditions are observed: a double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used. the longitudinal axis of the package footprint must be parallel to the solder flow. the package footprint must incorporate solder thieves at the downstream corners. during placement and before soldering, the package must be fixed with a droplet of adhesive. the adhesive can be applied by screen printing, pin transfer or syringe dispensing. the package can be soldered after the adhesive is cured. maximum permissible solder temperature is 260 c, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 c within 6 seconds. typical dwell time is 4 seconds at 250 c. a mildly-activated flux will eliminate the need for removal of corrosive residues in most applications. 24.4 repairing soldered joints fix the component by first soldering two diagonally- opposite end leads. use only a low voltage soldering iron (less than 24 v) applied to the flat part of the lead. contact time must be limited to 10 seconds at up to 300 c. when using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 c.
1996 jun 27 105 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 25 definitions 26 life support applications these products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify philips for any damages resulting from such improper use or sale. data sheet status objective speci?cation this data sheet contains target or goal speci?cations for product development. preliminary speci?cation this data sheet contains preliminary data; supplementary data may be published later. product speci?cation this data sheet contains ?nal product speci?cations. limiting values limiting values given are in accordance with the absolute maximum rating system (iec 134). stress above one or more of the limiting values may cause permanent damage to the device. these are stress ratings only and operation of the device at these or at any other conditions above those given in the characteristics sections of the speci?cation is not implied. exposure to limiting values for extended periods may affect device reliability. application information where application information is given, it is advisory and does not form part of the speci?cation.
1996 jun 27 106 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 notes
1996 jun 27 107 philips semiconductors product speci?cation 8-bit microcontroller with on-chip can p8xc592 notes
internet: http://www.semiconductors.philips.com/ps/ (1) p8xc592_3.copy june 26, 1996 11:51 am philips semiconductors C a worldwide company ? philips electronics n.v. 1996 sca50 all rights are reserved. reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. the information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. no liability will be accepted by the publisher for any consequence of its use. publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. netherlands: postbus 90050, 5600 pb eindhoven, bldg. vb, tel. +31 40 27 83749, fax. +31 40 27 88399 new zealand: 2 wagener place, c.p.o. box 1041, auckland, tel. +64 9 849 4160, fax. +64 9 849 7811 norway: box 1, manglerud 0612, oslo, tel. +47 22 74 8000, fax. +47 22 74 8341 philippines: philips semiconductors philippines inc., 106 valero st. salcedo village, p.o. box 2108 mcc, makati, metro manila, tel. +63 2 816 6380, fax. +63 2 817 3474 poland: ul. lukiska 10, pl 04-123 warszawa, tel. +48 22 612 2831, fax. +48 22 612 2327 portugal: see spain romania: see italy russia: philips russia, ul. usatcheva 35a, 119048 moscow, tel. +7 095 926 5361, fax. +7 095 564 8323 singapore: lorong 1, toa payoh, singapore 1231, tel. +65 350 2538, fax. +65 251 6500 slovakia: see austria slovenia: see italy south africa: s.a. philips pty ltd., 195-215 main road martindale, 2092 johannesburg, p.o. box 7430 johannesburg 2000, tel. +27 11 470 5911, fax. +27 11 470 5494 south america: rua do rocio 220, 5th floor, suite 51, 04552-903 s?o paulo, s?o paulo - sp, brazil, tel. +55 11 821 2333, fax. +55 11 829 1849 spain: balmes 22, 08007 barcelona, tel. +34 3 301 6312, fax. +34 3 301 4107 sweden: kottbygatan 7, akalla, s-16485 stockholm, tel. +46 8 632 2000, fax. +46 8 632 2745 switzerland: allmendstrasse 140, ch-8027 zrich, tel. +41 1 488 2686, fax. +41 1 481 7730 taiwan: philips taiwan ltd., 23-30f, 66, chung hsiao west road, sec. 1, p.o. box 22978, taipei 100, tel. +886 2 382 4443, fax. +886 2 382 4444 thailand: philips electronics (thailand) ltd., 209/2 sanpavuth-bangna road prakanong, bangkok 10260, tel. +66 2 745 4090, fax. +66 2 398 0793 turkey: talatpasa cad. no. 5, 80640 gltepe/istanbul, tel. +90 212 279 2770, fax. +90 212 282 6707 ukraine: philips ukraine, 2a akademika koroleva str., office 165, 252148 kiev, tel. +380 44 476 0297/1642, fax. +380 44 476 6991 united kingdom: philips semiconductors ltd., 276 bath road, hayes, middlesex ub3 5bx, tel. +44 181 730 5000, fax. +44 181 754 8421 united states: 811 east arques avenue, sunnyvale, ca 94088-3409, tel. +1 800 234 7381, fax. +1 708 296 8556 uruguay: see south america vietnam: see singapore yugoslavia: philips, trg n. pasica 5/v, 11000 beograd, tel. +381 11 825 344, fax.+381 11 635 777 for all other countries apply to: philips semiconductors, marketing & sales communications, building be-p, p.o. box 218, 5600 md eindhoven, the netherlands, fax. +31 40 27 24825 argentina: see south america australia: 34 waterloo road, north ryde, nsw 2113, tel. +61 2 9805 4455, fax. +61 2 9805 4466 austria: computerstr. 6, a-1101 wien, p.o. box 213, tel. +43 1 60 101, fax. +43 1 60 101 1210 belarus: hotel minsk business center, bld. 3, r. 1211, volodarski str. 6, 220050 minsk, tel. +375 172 200 733, fax. +375 172 200 773 belgium: see the netherlands brazil: see south america bulgaria: philips bulgaria ltd., energoproject, 15th floor, 51 james bourchier blvd., 1407 sofia, tel. +359 2 689 211, fax. +359 2 689 102 canada: philips semiconductors/components, tel. +1 800 234 7381, fax. +1 708 296 8556 china/hong kong: 501 hong kong industrial technology centre, 72 tat chee avenue, kowloon tong, hong kong, tel. +852 2319 7888, fax. +852 2319 7700 colombia: see south america czech republic: see austria denmark: prags boulevard 80, pb 1919, dk-2300 copenhagen s, tel. +45 32 88 2636, fax. +45 31 57 1949 finland: sinikalliontie 3, fin-02630 espoo, tel. +358 615 800, fax. +358 615 80920 france: 4 rue du port-aux-vins, bp317, 92156 suresnes cedex, tel. +33 1 40 99 6161, fax. +33 1 40 99 6427 germany: hammerbrookstra?e 69, d-20097 hamburg, tel. +49 40 23 52 60, fax. +49 40 23 536 300 greece: no. 15, 25th march street, gr 17778 tavros, tel. +30 1 4894 339/911, fax. +30 1 4814 240 hungary: see austria india: philips india ltd, shivsagar estate, a block, dr. annie besant rd. worli, mumbai 400 018, tel. +91 22 4938 541, fax. +91 22 4938 722 indonesia: see singapore ireland: newstead, clonskeagh, dublin 14, tel. +353 1 7640 000, fax. +353 1 7640 200 israel: rapac electronics, 7 kehilat saloniki st, tel aviv 61180, tel. +972 3 645 0444, fax. +972 3 648 1007 italy: philips semiconductors, piazza iv novembre 3, 20124 milano, tel. +39 2 6752 2531, fax. +39 2 6752 2557 japan: philips bldg 13-37, kohnan 2-chome, minato-ku, tokyo 108, tel. +81 3 3740 5130, fax. +81 3 3740 5077 korea: philips house, 260-199 itaewon-dong, yongsan-ku, seoul, tel. +82 2 709 1412, fax. +82 2 709 1415 malaysia: no. 76 jalan universiti, 46200 petaling jaya, selangor, tel. +60 3 750 5214, fax. +60 3 757 4880 mexico: 5900 gateway east, suite 200, el paso, texas 79905, tel. +1 800 234 7381, fax. +1 708 296 8556 middle east: see italy printed in the netherlands 617021/1200/03/pp108 date of release: 1996 jun 27 document order number: 9397 750 00933

▲Up To Search▲

Price & Availability of P80C592FHA00

	To Download P80C592FHA00 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .